CSDL Home IEEE Transactions on Dependable and Secure Computing 2009 vol.6 Issue No.01 - January-March
Issue No.01 - January-March (2009 vol.6)
Albert Meixner , Duke University, Durham
Daniel J. Sorin , Duke University, Durham
Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture, and we experimentally evaluate its performance using full-system simulation of commercial workloads.
Error-checking, Multi-core/single-chip multiprocessors
Albert Meixner, Daniel J. Sorin, "Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures", IEEE Transactions on Dependable and Secure Computing, vol.6, no. 1, pp. 18-31, January-March 2009, doi:10.1109/TDSC.2007.70243