
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Francesco Menichelli, Renato Menicocci, Mauro Olivieri, Alessandro Trifiletti, "HighLevel SideChannel Attack Modeling and Simulation for SecurityCritical Systems on Chips," IEEE Transactions on Dependable and Secure Computing, vol. 5, no. 3, pp. 164176, JulySeptember, 2008.  
BibTex  x  
@article{ 10.1109/TDSC.2007.70234, author = {Francesco Menichelli and Renato Menicocci and Mauro Olivieri and Alessandro Trifiletti}, title = {HighLevel SideChannel Attack Modeling and Simulation for SecurityCritical Systems on Chips}, journal ={IEEE Transactions on Dependable and Secure Computing}, volume = {5}, number = {3}, issn = {15455971}, year = {2008}, pages = {164176}, doi = {http://doi.ieeecomputersociety.org/10.1109/TDSC.2007.70234}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Dependable and Secure Computing TI  HighLevel SideChannel Attack Modeling and Simulation for SecurityCritical Systems on Chips IS  3 SN  15455971 SP164 EP176 EPD  164176 A1  Francesco Menichelli, A1  Renato Menicocci, A1  Mauro Olivieri, A1  Alessandro Trifiletti, PY  2008 KW  Simulation KW  SpecialPurpose and ApplicationBased Systems KW  Cryptographic controls VL  5 JA  IEEE Transactions on Dependable and Secure Computing ER   
[1] P.C. Kocher, “Timing Attacks on Implementations of DiffieHellman, RSA, DSS, and Other Systems,” Lecture Notes in Computer Science, vol. 1109, pp. 104113, 1996.
[2] P. Kocher, J. Jaffe, and B. Jun, “Differential Power Analysis,” Lecture Notes in Computer Science, vol. 1666, pp. 388397, 1999.
[3] E. Biham and A. Shamir, “Differential Fault Analysis of Secret KeyCryptosystems,” Lecture Notes in Computer Science, vol. 1294, pp. 513525, 1997.
[4] K. Tiri, M. Akmal, and I. Verbauwhede, “A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smartcards,” Proc. 28th European SolidState Circuits Conf., pp.403406, 2002.
[5] K. Tiri and I. Verbauwhede, “Charge Recycling Sense Amplifier Based Logic: Securing LowPower Security IC's against Differential Power Analysis,” Cryptology ePrint Archive, Report 2004/067, 2004.
[6] T. Popp and S. Mangard, “Masked DualRail PreCharge Logic:DPAResistance without Routing Constraints,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems, pp. 172186, 2005.
[7] G.B. Ratanpal, R.D. Williams, and T.N. Blalock, “An OnChip Signal Suppression Countermeasure to Power Analysis Attacks,” IEEE Trans. Dependable and Secure Computing, vol. 1, no. 3, pp.179189, JulySeptember 2004.
[8] T. Popp and S. Mangard, “Masked DualRail PreCharge Logic: DPAResistance without Routing Constraints,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES'05), pp. 172186, 2005.
[9] W. Fischer and B.M. Gammel, “Masking at Gate Level in the Presence of Glitches,” Proc. Seventh Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), pp. 187200, 2005.
[10] M. Bucci, M. Guglielmo, R. Luzzi, and A. Trifiletti, “A Power Consumption Randomization Countermeasure for DPAResistant Cryptographic Processors,” Proc. 14th Int'l Workshop Power and Timing Modeling, Optimization and Simulation, pp. 481490, 2004.
[11] A. Shamir, “Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies,” Proc. Second Int'l Workshop Cryptographic Hardware and Embedded Systems, pp. 7177, 2000.
[12] J.D. Golic and C. Tymen, “Multiplicative Masking and Power Analysis of AES,” Proc. Fourth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '02), pp. 198212, 2002.
[13] E. Trichina and L. Korkishko, “Secure and Efficient AES Software Implementation for Smart Cards,” Proc. Fifth Int'l Workshop Information Security Applications (WISA '04), pp. 425439, 2004.
[14] E. Oswald and K. Schramm, “An Efficient Masking Scheme for AES Software Implementations,” Proc. Sixth Int'l Workshop Information Security Applications (WISA '05), pp. 292305, 2006.
[15] D. Marculescu, R. Marculescu, and M. Pedram, “Information Theoretic Measures for Power Analysis,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp.599610, 1996.
[16] E. Macii, M. Pedram, and F. Somenzi, “HighLevel Power Modeling, Estimation, and Optimization,” Proc. 34th Design Automation Conf. (DAC '97), pp. 504511, 1997.
[17] M. Nemani and F.N. Najm, “Towards a HighLevel Power Estimation Capability [Digital ICS],” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 588598, 1996.
[18] R.J. Evans and P. Franzon, “Energy Consumption Modeling andOptimization for SRAMS,” IEEE J. SolidState Circuits, vol. 30, no. 5, pp. 571579, 1995.
[19] E. Macii, O.G. Koufopavlou, and V. Paliouras, Proc. 14th Int'l Workshop Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation (PATMOS), 2004.
[20] V. Tiwari, S. Malik, and A. Wolfe, “Power Analysis of Embedded Software: A First Step towards Software Power Minimization,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 437445, 1994.
[21] C. Brandolese, F. Salice, W. Fornaciari, and D. Sciuto, “Static Power Modeling of 32bit Microprocessors,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 21, no. 11, pp. 13061316, 2002.
[22] M. Renaudin, F. Bouesse, P. Proust, J.P. Tual, L. Sourgen, and F. Germain, “High Security Smartcards,” Proc. Conf. Design, Automation and Test in Europe (DATE '04), pp. 228233, 2004.
[23] K. Tiri and I. Verbauwhede, “A VLSI Design Flow for Secure SideChannel Attack Resistant ICs,” Proc. Conf. Design, Automation and Test in Europe (DATE '05), pp. 5863, 2005.
[24] J.J.A. Fournier, S.W. Moore, H. Li, R.D. Mullins, and G.S. Taylor, “Security Evaluation of Asynchronous Circuits,” Proc. Fifth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES'03), pp. 137151, 2003.
[25] H. Li, A.T. Markettos, and S.W. Moore, “Security Evaluation against Electromagnetic Analysis at Design Time,” Proc. SeventhInt'l Workshop Cryptographic Hardware and Embedded Systems (CHES'05), pp. 280292, 2005.
[26] L. Benini, A. Macii, E. Macii, E. Omerbegovic, F. Pro, and M. Poncino, “EnergyAware Design Techniques for Differential Power Analysis Protection,” Proc. 40th Design Automation Conf. (DAC '03), pp. 3641, 2003.
[27] S.B. Örs, F.K. Gürkaynak, E. Oswald, and B. Preneel, “PowerAnalysis Attack on an ASIC AES Implementation,” Proc. IEEE Int'l Conf. Information Technology: Coding and Computing (ITCC '04), pp.546552, 2004.
[28] J. den Hartog, J. Verschuren, E.P. de Vink, J. de Vos, and W. Wiersma, “PINPAS: A Tool for Power Analysis of Smartcards,” Proc. SEC '03, pp. 453457, 2003.
[29] J.I. den Hartog and E.P. de Vink, “Virtual Analysis and Reduction of SideChannel Vulnerabilities of Smartcards,” Proc. Second Int'l Workshop Formal Aspect of Security and Trust (FAST '04), pp. 8598, Aug. 2004.
[30] S. Yang, W. Wolf, N. Vijaykrishnan, D.N. Serpanos, and Y. Xie, “Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach,” Proc. Design, Automation and Test in Europe Conf. (DATE '05), pp. 6469, 2005.
[31] N. Vijaykrishnan, M.T. Kandemir, M.J. Irwin, H.S. Kim, and W. Ye, “EnergyDriven Integrated HardwareSoftware Optimizations Using SimplePower,” Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA '00), pp. 95106, 2000.
[32] SystemC Language Reference Manual Version 2.0, http:/www.systemc.org, 2007.
[33] L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivieri, “MPARM: Exploring the MultiProcessor SoC Design Space with SystemC,” J. VLSI Signal Processing, vol. 41, no. 2, pp. 169182, 2005.
[34] V. Tiwari, S. Malik, A. Wolfe, and M. Lee, “Instruction Level Power Analysis and Optimization of Software,” J. VLSI Signal Processing, pp. 118, 1996.
[35] C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto, “Energy Estimation for 32Bit Microprocessors,” Proc. Eighth Int'l Workshop Hardware/Software Codesign (CODES '00), pp. 2428, 2000.
[36] T. Simunic, L. Benini, and G.D. Micheli, “CycleAccurate Simulation of Energy Consumption in Embedded Systems,” Proc. 36thDesign Automation Conf. (DAC '99), pp. 867872, 1999.
[37] W. Ye, N. Vijaykrishnan, M.T. Kandemir, and M.J. Irwin, “The Design and Use of Simplepower: A CycleAccurate Energy Estimation Tool,” Proc. 37th Design Automation Conf. (DAC '00), pp. 340345, 2000.
[38] G.A.D. Sarta and D. Trifone, “A Data Dependent Approach to Instruction Level Power Estimation,” Proc. IEEE Alessandro Volta Memorial Workshop LowPower Design, pp. 182190, 1999.
[39] Advanced Encryption Standard (AES), FIPS, Nov. 2001.
[40] E. Brier, C. Clavier, and F. Olivier, “Correlation Power Analysis with a Leakage Model,” Proc. Sixth Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '04), pp. 1629, 2004.
[41] Rijndael Algorithm, http://efgh.com/softwarerijndael.htm, 2007.
[42] ARM7TDMI Datasheet. ARM, 1995.