This Article 
 Bibliographic References 
 Add to: 
Securing Designs against Scan-Based Side-Channel Attacks
October-December 2007 (vol. 4 no. 4)
pp. 325-336
Traditionally, the only standard method of testing that has consistently provided high fault coverage has been scan test due to the high controllability and high observability this technique provides. The scan chains used in scan test not only allow test engineers to control and observe a chip, but these properties also allow the scan architecture to be used as a means to breach chip security. In this paper, we propose a technique, called Lock & Key, to neutralize the potential for scan-based side-channel attacks. It is very difficult to implement an all inclusive security strategy, but by knowing the attacker, a suitable strategy can be devised. The Lock & Key technique provides a flexible security strategy to modern designs without significant changes to scan test practices. Using this technique, the scan chains are divided into smaller subchains. With the inclusion of a test security controller, access to subchains are randomized when being accessed by an unauthorized user. Random access reduces repeatability and predictability making reverse engineering more difficult. Without proper authorization, an attacker would need to unveil several layers of security before gaining proper access to the scan chain in order to exploit it. The proposed Lock & Key technique is design independent while maintaining a relatively low area overhead.

[1] Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core Based System Chips,” Proc. Int'l Test Conf., pp. 130-143, 1998.
[2] Y. Zorian, S. Dey, and M. Rodgers, “Test of Future System-on-Chips,” Proc. Int'l Test Conf., pp. 392-398, 2000.
[3] M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing. Kluwer Academic Publishers, 2000.
[4] R. Anderson and M. Kuhn, “Tamper Resistance—A Cautionary Note,” Proc. Second Usenix Workshop Electronic Commerce, pp. 1-11, Nov. 1996.
[5] ISO/IEC 15408, Common Criteria for Information Technology Security Evaluation v2.2, http:/, Jan. 2004.
[6] S. Ravi, A. Raghunathan, and S. Chakradhar, “Tamper Resistance Mechanisms for Secure Embedded Systems,” Proc. 17th Int'l Conf. VLSI Design, pp. 605-611, 2004.
[7] P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi, “Security as a New Dimension in Embedded System Design,” Proc. 41st Ann. Conf. Design Automation, pp. 753-760, June 2004.
[8] K. Tiri and I. Verbauwhede, “A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs,” Proc. Design, Automation, and Test in Europe, pp. 58-63, Mar. 2005.
[9] K. Hafner, H.C. Ritter, T.M. Schwair, S. Wallstab, M. Deppermann, J. Gessner, S. Koesters, W.-D. Moeller, and G. Sandweg, “Design and Test of an Integrated Cryptochip,” IEEE Design and Test of Computers, pp. 6-17, Dec. 1991.
[10] P. Kocher, J. Jaffe, and B. Jun, “Differential Power Analysis,” Proc. 19th Ann. Int'l Cryptology Conf. Advances in Cryptology, pp. 388-397, 1999.
[11] P.C. Kocher, “Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems,” Proc. 16th Ann. Int'l Cryptology Conf. Advances in Cryptology, pp. 104-113, 1996.
[12] D. Boneh, R.A. Demillo, and R.J. Lipton, “On the Importance of Checking Cryptographic Protocols for Faults,” Proc. Int'l Conf. Theory and Application of Cryptographic Techniques (Eurocrypt '97), pp. 37-51, 1997.
[13] E. Biham and A. Shamir, “Differential Fault Analysis of Secret Key Cryptosystems,” Proc. 17th Ann. Int'l Crytology Conf. Advances in Cryptology, pp. 513-527, 1997.
[14] B. Yang, K. Wu, and R. Karri, “Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard,” Proc. IEEE Int'l Test Conf. (ITC '04), pp. 339-344, 2004.
[15] D. Hély, M.-L. Flottes, F. Bancel, B. Rouzeyre, N. Bérard, and M. Renovell, “Scan Design and Secure Chip,” Proc. 10th IEEE Int'l On-Line Testing Symp., pp. 219-224, 2004.
[16] R. Goering, “Scan Design Called Portal for Hackers,” cleID=51200154 , Oct. 2004.
[17] S. Scheiber, “The Best-Laid Boards,” article-CA513261.html, Apr. 2005.
[18] J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, “Securing Scan Design Using Lock & Key Technique,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance (DFT '05), pp. 51-62, Oct. 2005.
[19] High Noon on the Electronic Frontier: Conceptual Issues in Cyberspace, P. Ludlow, ed., first ed. MIT Press, 1996.
[20] G.B. Ratanpal, R.D. Williams, and T.N. Blalock, “An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks,” IEEE Trans. Dependable and Secure Computing, vol. 1, no. 3, pp. 179-188, Jan.-Mar. 2004.
[21] R. Karri, K. Wu, and P. Mishra, “Fault-Based Side-Channel Cryptanalysis Tolerant Architecture for Rijndael Symmetric Block Cipher,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 427-435, 2001.
[22] R. Karri, K. Wu, P. Mishra, and Y. Kim, “Concurrent Error Detection Schemes for Fault-Based Side-Channel Cryptanalysis of Symmetric Block Ciphers,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 12, pp. 1509-1517, Dec. 2002.
[23] S.P. Skorobogatov, “Semi-Invasive Attacks—A New Approach to Hardware Security Analysis,” PhD dissertation, Univ. of Cambridge, Apr. 2005.
[24] O. Kömmerling and M.G. Kuhn, “Design Principles for Tamper-Resistant Smartcard Processors,” Proc. Usenix Workshop Smartcard Technology, pp. 9-20, 1999.
[25] R. Zimmermann, A. Curiger, H. Bonnenberg, H. Kaeslin, N. Felber, and W. Fichtner, “A 177 Mbit/s VLSI Implementation of the International Data Encryption Algorithm,” IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 303-307, Mar. 1994.
[26] B. Yang, K. Wu, and R. Karri, “Secure Scan: A Design-for-Test Architecture for Crypto Chips,” Proc. 42nd Ann. Conf. Design Automation, pp. 135-140, June 2005.
[27] D. Hély, F. Bancel, M.-L. Flottes, and B. Rouzeyre, “Test Control for Secure Scan Designs,” Proc. European Test Symp., pp. 190-195, 2005.
[28] IEEE Standard 1149.1-2001, “Standard Test Access Port and Boundary-Scan Architecture,” technical report, IEEE Standards Board, 2001.
[29] A. Menezes, P. van Oorschot, and S. Vanstone, Handbook of Applied Cryptography. CRC Press, 1996.
[30] R. Sanakaralingam, B. Pouya, and N.A. Touba, “Reducing Power Dissipation during Test Using Scan Chain Disable,” Proc. VLSI Test Symp., pp. 234-319, 2001.
[31] J. Saxena, K.M. Butler, and L. Whetsel, “An Analysis of Power Reduction Techniques in Scan Testing,” Proc. Int'l Test Conf., pp.670-677, 2001.
[32] Synopsys DFT Compiler, User Manual for Synopsys Toolset Version 2004.06. Sy nopsys, 2004.
[33] J. Savir, “Skewed-Load Transition Test: Part I, Calculus,” Proc. Int'l Test Conf., pp. 705-713, 1992.
[34] J. Savir and S. Patil, “On Broad-Side Delay Test,” Proc. VLSI Test Symp., pp. 284-290, 1994.
[35] B. Dervisoglu and G. Stong, “Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement,” Proc. Int'l Test Conf., pp. 365-374, 1991.

Index Terms:
Security and Privacy Protection, Reliability and Testing, Scan-Based Design, Secure Design
Jeremy Lee, Mohammad Tehranipoor, Chintan Patel, Jim Plusquellic, "Securing Designs against Scan-Based Side-Channel Attacks," IEEE Transactions on Dependable and Secure Computing, vol. 4, no. 4, pp. 325-336, Oct.-Dec. 2007, doi:10.1109/TDSC.2007.70215
Usage of this product signifies your acceptance of the Terms of Use.