Issue No.02 - April-June (2004 vol.1)
Tanay Karnik , IEEE
Peter Hazucha , IEEE
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TDSC.2004.14
Radiation-induced single event upsets (SEUs) pose a major challenge for the design of memories and logic circuits in high-performance microprocessors in technologies beyond 90nm. Historically, we have considered power-performance-area trade offs. There is a need to include the soft error rate (SER) as another design parameter. In this paper, we present radiation particle interactions with silicon, charge collection effects, soft errors, and their effect on VLSI circuits. We also discuss the impact of SEUs on system reliability. We describe an accelerated measurement of SERs using a high-intensity neutron beam, the characterization of SERs in sequential logic cells, and technology scaling trends. Finally, some directions for future research are given.
High performance, error tolerance, reliability, soft error, single event upset.
Tanay Karnik, Peter Hazucha, Jagdish Patel, "Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes", IEEE Transactions on Dependable and Secure Computing, vol.1, no. 2, pp. 128-143, April-June 2004, doi:10.1109/TDSC.2004.14