This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
VLSI Architectures for High-Speed Range Estimation
September 1995 (vol. 17 no. 9)
pp. 894-899

Abstract—Depth recovery from gray-scale images is an important topic in the field of computer and robot vision. Intensity gradient analysis (IGA) is a robust technique for inferring depth information from a sequence of images acquired by a sensor undergoing translational motion. IGA obviates the need for explicitly solving the correspondence problem and hence is an efficient technique for range estimation. Many applications require real time processing at very high frame rates. The design of special purpose hardware could significantly speed up the computations in IGA. In this paper, we propose two VLSI architectures for high-speed range estimation based on IGA. The architectures fully utilize the principles of pipelining and parallelism in order to obtain high speed and throughput. The designs are conceptually simple and suitable for implementation in VLSI.

[1] K.L. Boyer and A.C. Kak,“Structural stereopsis in 3D vision,” IEEE Trans. Pattern Analysis and Machine Intelligence, vol. 10, no. 2, pp. 144-166, 1988.
[2] S.T. Barnard and W. Thompson,“Disparity analysis of images,” IEEE Trans. Pattern Analysis and Machine Intelligence, vol. 2, no. 4, 1980.
[3] G. Sandini and M. Tistarelli,“Active tracking strategy for monocular depth inference over multiple frames,” IEEE Trans. Pattern Analysis and Machine Intelligence, vol. 12, no. 1, pp. 13-27, 1990.
[4] K.D. Skifstad,High-Speed range estimation based on intensity gradient analysis,New York: Springer-Verlag, 1991.
[5] K. Skifstad and R. Jain,“Range estimation from intensity gradient analysis,” Machine Vision and Applications, vol. 2, pp. 81-102, 1989.
[6] A. Mukherjee,N. Ranganathan,J.W. Flieder, and T. Acharya,“MARVLE: A VLSI chip for data compression using tree-based codes,” IEEE Trans. VLSI Systems, vol. 1, no. 2, pp. 203-214, 1993.
[7] S.Y. Kung, VLSI Array Processors. Prentice Hall, 1988.

Index Terms:
Range estimation, image processing, very large scale integration (VLSI) implementation, intensity gradient, systolic algorithm, special purpose architecture, hardware algorithm.
Citation:
Raghu Sastry, N. Ranganathan, Ramesh C. Jain, "VLSI Architectures for High-Speed Range Estimation," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 17, no. 9, pp. 894-899, Sept. 1995, doi:10.1109/34.406655
Usage of this product signifies your acceptance of the Terms of Use.