This Article 
 Bibliographic References 
 Add to: 
Polymorphic-Torus Architecture for Computer Vision
March 1989 (vol. 11 no. 3)
pp. 233-243

A massively parallel fine-grained SIMD (single-instruction multi-data-stream) computer for machine vision computations is described. The architecture features a polymorphic-torus network which inserts an individually controllable switch into every node of the two-dimensional torus such that the network is dynamically reconfigurable to match the algorithm. Reconfiguration is accomplished by circuit switching and is achieved at fine-grained level. Using both the processor coordinate in the torus and the data for reconfiguration, the polymorphic-torus achieves solution time that is superior or equivalent to that of popular vision architectures such as mesh, tree, pyramid and hypercube for many vision algorithms discussed. Implementation of the architecture is given to illustrate its VLSI efficiency.

[1] M. J. B. Duff, "CLIP4: A large scale integrated circuit array parallel processor,"Proc. IJCPR, pp. 728-733, 1976.
[2] K. E. Batcher, "Design of a massively parallel processor,"IEEE Trans. Comput., vol. C-29, pp. 836-840, Sept. 1980.
[3] Q. Stout, "Mesh-connected computer with broadcasting,"IEEE Trans. Comput., vol. C-32, pp. 826-830, Sept. 1983.
[4] V. K. Prasanna-Kumar and C. S. Raghavendra, "Array processor with multiple broadcasting," inProc. Annu. Symp. Computer Architecture, June 1985.
[5] F. T. Leighton, "Parallel computations using mesh of trees," Tech. Rep., M.I.T., 1982.
[6] D. Nath, F. N. Maheshwari, and P. C. P. Bhatt, "Efficient VLSI networks for parallel processing based on orthogonal trees,"IEEE Trans. Comput., vol. C-32, pp. 569-581, 1983.
[7] C. R. Dyer, "Pyramid algorithms and machines," inMulticomputer and Image Processing, K. Preston and L. Uhr, Eds. New York: Academic, 1982, pp. 409-420.
[8] S. L. Tanimoto, "A pyramidal approach to parallel processing," inProc. Int. Symp. Comput. Architecture, June 1983, pp .
[9] V. Cantoni, "Image processing hierarchical systems: Architectural features," inPyramidal Systems for Computer Vision, V. Cantoni and S. Levialdi, Eds. New York: Springer-Verlag, 1986, pp. 21- 39.
[10] L. Snyder, "Introduction to the configurable highly parallel computer,"Computer, vol. 15, pp. 47-56, Jan. 1982.
[11] D. Kim and K. Hwang, "Mesh-connected array processors with bypass capability for signal/image processing," inProc. Hawaii Conf. Syst. Sci., 1988.
[12] R. Miller, V. K. Prasanna Kumar, D. Reisis, and Q. F. Stout, "Meshes with reconfigurable buses," inProc. 5th MIT Conf. Advanced Res. VLSI(Cambridge, MA), 1988, pp. 163-178.
[13] H. J. Siegel,Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies. Lexington, MA: Lexington Books, 1985.
[14] H. Li, C.-C. Wang, and M. A. Lavin, "The V language for polymorphic architectures and algorithms," inIntermediate-Level Image Processing, M. J. B. Duff, Ed. New York: Academic, 1985.
[15] M. Maresca, M. A. Lavin, and H. Li, "Parallel machines for vision,Proc. IEEE, Aug. 1988.
[16] D. Gannon and L. Snyder, "Linear recurrence systems for VLSI: The configurable highly parallel approach," inProc. ICPP, 1981, pp. 259-260.
[17] M. Maresca and H. Li, "Connection autonomy in SIMD computers: A VLSI implementation,"J. Parallel Distrib. Computing, vol. 7, pp. 302-320, 1989.
[18] W. D. Hillis,The Connection Machine. Cambridge, MA: MIT Press, 1985.
[19] C. R. Lang, "The extension of object-oriented languages to a homogeneous concurrent architecture," Ph.D. dissertation, California Instit. Technol., 5014:TR:82, 1982.
[20] W. J. Dally, "A VLSI architecture for concurrent data structures," Ph.D. dissertation, Dep. Comput. Sci., California Instit. Technol., Jan. 1986.
[21] H. Li and M. Maresca, "Polymorphic-torus network for computer vision," IBM T. J. Watson Res. Center, RC 12492, Yorktown Heights, NY, 1987.
[22] C. L. Seitz, "System timing," inIntroduction to VLSI Systems, C. A. Mead and L. A. Conway, Eds. Reading, MA: Addison Wesley, 1980.
[23] A. L. Fisher and H. T. Kung, "Synchronizing large VLSI arrays,"IEEE Trans. Comput., vol. C-34, pp. 734-740, Aug. 1985.
[24] G. Bilardi, M. Pracchi, and F. P. Preparata, "A critique and appraisal of VLSI models of computation," inVLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, Eds., Rockville, MD: Computer Science, 1981.
[25] A. Rosenfeld, "A report on the DARPA image understanding architectures workshop, inProc. DARPA/ISTO Image Understanding Workshop, L. Bauman, Ed. Los Angeles, CA: SAIC Mc. Lean, Feb. 1987, pp. 298-302.
[26] M. Maresca and H. Li, "Morphological operations on mesh connected computers: A generalized convolution algorithm," inProc. IEEE Int. Conf. Comput. Vision Pattern Recognition, Miami Beach, FL, 1986, pp. 299-304.
[27] M. Maresca, M. A. Lavin, and H. Li, "Connected component labeling on polymorphic-torus architecture," presented at IEEE Int. Conf. Comput. Vision Pattern Recognition, Ann Arbor, MI, 1988.
[28] D. Nassimi and S. Sahni, "Finding connected components and connected ones on a mesh-connected parallel computer,"SIAM J. Comput., vol. 9, no. 4, pp. 744-757, 1980.
[29] L. W. Tucker, "Labeling connected component on a massively parallel tree machine," inProc. IEEE Conf. Comput. Vision Pattern Recognition, Miami Beach, FL, 1986, pp. 124-129.
[30] R. Miller and Q. F. Stout, "Data movement techniques for the pyramid computer,"SIAM J. Comput., vol. 16, pp. 38-60, 1987.
[31] R. Miller and Q. F. Stout,Parallel Algorithms for Regular Architectures. Cambridge, MA: MIT Press, 1988, to be published.
[32] C. Guerra and S. Hambrusch, "Parallel algorithms for line detection on a mesh, inProc. IEEE CAPAMI, Seattle, WA, Oct. 1987, pp. 99- 106.
[33] R. E. Cypher, J. L. C. Sanz, and L. Snyder, "The Hough transform hasO(N)complexity on SIMDN×Nmesh array architectures," inProc. IEEE Workshop Comput. Architecture Pattern Anal. Machine Intell., Seattle, WA, Oct. 1987, pp. 115-121.
[34] H. A. H. Ibrahim, J. R. Kender, and D. E. Shaw, "On the application of massively parallel SIMD tree machine to certain intermediatelevel vision tasks,"Comput. Vision, Graphics Image Process., vol. 36, pp. 53-75, 1986.
[35] R. Miller and Q. F. Stout, "Geometric algorithms for digitized pictures on a mesh-connected computer,"IEEE Trans. Pattern Anal. Machine Intell., vol. PAMI-7, pp. 216-228, 1985.
[36] Q.F. Stout, "Mapping vision algorithms to parallel architectures,"Proc. IEEE, special issue on computer vision, pp. 982-995, Aug. 1988.

Index Terms:
parallel architectures; dynamically reconfigurable network; computer vision; SIMD; machine vision; polymorphic-torus network; circuit switching; mesh; tree; pyramid; hypercube; VLSI efficiency; computer vision; parallel algorithms; parallel architectures; VLSI
H. Li, M. Maresca, "Polymorphic-Torus Architecture for Computer Vision," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 3, pp. 233-243, March 1989, doi:10.1109/34.21792
Usage of this product signifies your acceptance of the Terms of Use.