This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Automatic Circuit Diagram Reader with Loop-Structure-Based Symbol Recognition
May 1988 (vol. 10 no. 3)
pp. 331-341

A high-performance logic circuit diagram reader was developed for VLSI-CAD data input. Almost all logic circuit symbols include one or more loop structures. A description is given of an efficient method for recognition of these loop-structured symbols. The proposed method consists of two processes: symbol segmentation and symbol identification. Symbol identification is achieved by a powerful hybrid method which uses heuristics to mediate between template matching and feature extraction. The entire symbol recognition process is carried out under a decision-tree control strategy. The entire recognition system for circuit diagrams is briefly explained, including character string recognition and connecting line analysis.

[1] S. Kakumoto, Y. Fujimoto, and J. Kawasaki, "Logic diagram recognition by divide and synthesize method," inArtificial Intelligence and Pattern Recognition in Computer Aided Design, J. C. Latombe, Ed. Amsterdam, The Netherlands: North-Holland, 1978, pp. 457- 470.
[2] H. Bunke, "Automatic interpretation of lines and text in circuit diagrams," inPattern Recognition Theory and Applications, J. Kittler, K. S. Fu, and L. F. Pau, Eds. D. Reidel, 1982, pp. 297-310.
[3] S. Simizu, S. Nagata, A. Inoue, and M. Yoshida, "Logic circuit diagram processing system," inProc. 6th Int. Conf. Pattern Recognition, 1982, pp. 717-719.
[4] F. C. A. Groen and R. J. van Munster, "Topology based analysis of schematic diagrams," inProc. 7th Int. Conf. Pattern Recognition, 1984, pp. 1310-1312.
[5] H. Bley, "Segmentation and processing of electrical schematics using picture graphs,"Comput. Vision, Graphics, Image Processing, vol. 28, pp. 271-288, 1984.
[6] Y. Yoshino, K. Mori, A. Okazaki, and S. Tsunekawa, "Flexible drawing reader with high-speed hierarchical processors," inProc. Comput. Vision Pattern Recognition, 1983, pp. 510-514.
[7] E. Kawamoto, H. Ohta, A. Okazaki, T. Kondo, and S. Tsunekawa, "Schematic entry system equipped with an automatic reader," inProc. IEEE ICCAD-84, 1984, pp. 87-89.
[8] A. Okazaki, T. Kondo, K. Mori, and S. Tsunekawa, "Knowledge-controlled pattern recognition technique for hand-drawn logic symbols," inProc. IEEE Workshop CAPAIDM, 1985, pp. 524-531.
[9] A. Rosenfeld and A. Kak,Digital Picture Processing, New York: Academic, 1976.
[10] Y. Takebayashi, H. Shinoda, H. Asada, T. Nitta, S. Hirai, and S. Watanabe, "Telephone speech recognition using a hybrid method," inProc. 7th Int. Conf. Pattern Recognition, 1984, pp. 1232-1235.
[11] G. J. Agin, "Computer vision systems for industrial inspection and assembly,"IEEE Comput., vol. 13, no. 5, pp. 11-20, 1980.
[12] G. R. Dattatreya and V. V. S. Sarma, "Bayesian and decision tree approaches for pattern recognition including feature measurement costs,"IEEE Trans. Pattern Anal. Mach. Intell., vol. PAMI-3, pp. 293-298, 1981.
[13] R. M. Haralick, "Some neighborhood operators," inReal-Time/Parallel Computing Image Analysis, M. Onoe, K. Preston, Jr., and A. Rosenfeld, Eds. New York: Plenum, 1981, pp. 11-34.
[14] M. Kidode, H. Asada, H. Sinoda, and S. Watanabe, "Image processing unit hardware implementation," inReal-Time/Parallel Computing Image Analysis, M. Onoe, K. Preston, Jr., and A. Rosenfeld, Eds. New York, Plenum, 1981, pp. 279-295.
[15] R. Suzuki and S. Yamamoto, "Real-time image processing in automated cytology," inReal-Time Medical Image Processing, M. Onoe, K. Preston, Jr., and A. Rosenfeld, Eds. New York: Plenum, 1980, pp. 207-219.
[16] S. Watanabe, S. Tsunekawa, Y. Okamoto, I. Sasao, and T. Tomaru, "The development of a new model cyto-prescreener for cervical cancer," inReal-Time Medical Image Processing, M. Onoe, K. Preston, Jr., and A. Rosenfeld, Eds. New York, Plenum, 1980, pp. 221- 229.
[17] Y. Kurosawa and H. Asada, "Attributed string matching with statistical constraints for character recognition," inProc. 8th Int. Conf. Pattern Recognition, 1986, pp. 1063-1067.
[18] T. Pavlidis,Structural Pattern Recognition. New York: Springer-Verlag, 1977.

Index Terms:
computerised pattern recognition; automatic circuit diagram reader; loop-structure-based symbol recognition; logic circuit diagram reader; VLSI-CAD; symbol segmentation; symbol identification; template matching; feature extraction; decision-tree control; character string recognition; connecting line analysis; circuit CAD; computer vision; computerised pattern recognition; logic CAD
Citation:
A. Okazaki, T. Kondo, K. Mori, S. Tsunekawa, E. Kawamoto, "An Automatic Circuit Diagram Reader with Loop-Structure-Based Symbol Recognition," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 10, no. 3, pp. 331-341, May 1988, doi:10.1109/34.3898
Usage of this product signifies your acceptance of the Terms of Use.