This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The AIS-5000 Parallel Processor
May 1988 (vol. 10 no. 3)
pp. 320-330

The AIS-5000 is a commercially available massively parallel processor which was designed to operate in an industrial environment. It has fine-grained parallelism with up to 1024 processing elements arranged in a single-instruction multiple-data (SIMD) architecture. The processing elements are arranged in a one-dimensional chain that, for computer vision applications, can be as wide as the image itself. The overall architecture of the system is described. Various components of the system are discussed, including details of the processing elements, data I/O (input/output) pathways and parallel memory organization. A virtual two-dimensional model for programming image-based algorithms for the system is also presented. Performance benchmarks are given for certain simple and complex functions.

[1] K. Hwang and F. A. Briggs,Computer Architecture and Parallel Processing. New York: McGraw-Hill, 1984.
[2] R. Rimey, P. Gouin, C. Scofield, and D. Reilly, "Real-time 3-D object classification using a learning system," presented at the SPIE Cambridge Symp. Intelligent Robots Comput. Vision, Oct. 1986.
[3] J. L. Potter, Ed.,The Massively Parallel Processor. Cambridge, MA: M.I.T. Press, 1985.
[4] B. K. Hillyer and D. E. Shaw, "Execution of OPS5 production systems on a massively parallel machine,"J. Parallel Distributed Comput., vol. 3, no. 2, pp. 236-268, June 1986.
[5] T. A. Rice and L. H. Jamieson, "Parallel processing for computer vision," inIntegrated Technology for Parallel Image Processing, S. Levialdi, Ed. Orlando, FL: Academic, 1985.
[6] W. D. Hillis,The Connection Machine. Cambridge, MA: MIT Press, 1985.
[7] J. Kittler and M. J. B. Duff, Eds.,Image Processing System Architectures. Letchworth, England: Research Studies Press Ltd., 1985.
[8] F. A. Gerritsen, "A comparison of the CLIP4, DAP and MPP processor-array implementations," inComputing Structures for Image Processing, M. J. B. Duff, Ed. Orlando, FL: Academic, 1983.
[9] T. J. Fountain, "A survey of bit-serial array processor circuits," inComputing Structures for Image Processing, M. J. B. Duff, Ed. Orlando, FL: Academic, 1983.
[10] T. J. Fountain, "Plans for the CLIP7 Chip," inIntegrated Technology for Parallel Image Processing, S. Levialdi ed. Orlando, FL: Academic, 1985.
[11] P. E. Danielsson and T. Ericsson, "LIPP--Proposals for the design of an image processor array," inComputing Structures for Image Processing, M. J. B. Duff, ed. Orlando, FL: Academic, 1983.
[12] A. L. Fisher and P. T. Highman, "Real-time image processing on scan line array processors," inProc. IEEE Workshop Comput. Architecture Pattern Anal. Image Database Management, Miami Beach, FL, Nov. 1985, pp. 484-489.
[13] S. S. Wilson, "The PIXIE-5000: A systolic array processor," inProc. IEEE Workshop Comput. Architecture Pattern Anal. Image Database Management, Miami Beach, FL, Nov. 1985, pp. 477-483.
[14] T. J. Fountain, "Array architectures for iconic and symbolic image processing," inProc. 8th Int. Conf. Pattern Recognition, Paris, France, Oct. 1986, pp. 24-33.
[15] H. Baker, private communication, Synapse Computer Services, Woodland Hills, CA.
[16] J. Holland, "Escaping brittleness: The possibilities of general purpose learning algorithms applied to parallel rule-based systems," inMachine Learning, R. S. Michalskiet al., Eds. Los Altos, CA: Morgan Kaufmann.
[17] L.H. Jamieson, P. Mueller, and H.J. Siegel, "FFT Algorithms for SIMD Parallel Processing Systems,"J. Parallel and Distributed Computation, Vol. 3, No. 1, Mar. 1986, pp. 48-71.
[18] D. E. Knuth,The Art of Computer Programming, Vol. 3, Reading, MA: Addison-Wesley, 1973.

Index Terms:
SIMD architecture; computerised picture processing; parallel architecture; AIS-5000; parallel processor; computer vision; parallel memory organization; image-based algorithms; computer vision; computerised picture processing; microprocessor chips; parallel architectures
Citation:
L.A. Schmitt, S.S. Wilson, "The AIS-5000 Parallel Processor," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 10, no. 3, pp. 320-330, May 1988, doi:10.1109/34.3897
Usage of this product signifies your acceptance of the Terms of Use.