This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Novel Penalty Controllable Dynamic Voltage Scaling Scheme for Mobile Multimedia Applications
December 2006 (vol. 5 no. 12)
pp. 1719-1733
Multimedia decoding is one of the key parts of many popular mobile multimedia applications, such as video telephony, streaming, and video playback. Since the multimedia decoding consumes a significant amount of energy on processors, it is crucial to lower the power consumption and prolong the battery life. In this paper, the statistical analysis of more than 600 processor load trace files is first presented. From the analysis, we found that it is feasible to predict the processor load of multimedia applications accurately using a low order linear time series model if the load is sampled using the feature period, which is obtained with Fast Fourier Transformation. Based on the analysis, we propose a novel interval-based DVS scheme to achieve penalty controllable energy reduction. The DVS scheme does not need any task profile or involvement of application program, and it is compatible with the service model of general purpose mobile operating systems. In addition, the proposed DVS scheme can handle the nonstationary behavior using an efficient online change detector, and important parameters, such as coefficients of the linear time series model, are estimated on the fly. More importantly, the proposed scheme can keep the Overscaling Rate (OSR) around a certain predefined value. Since the OSR has a simple and stable relationship with the Deadline Miss Rate (DMR), the penalty incurred by DVS is effectively controlled. Experimental results show that the proposed DVS scheme achieves a much smaller prediction error than previous approaches and achieves a significant processor energy reduction with adjustable and controlled penalty.

[1] http://www.microsoft.com/presspass/press/ 2003/jan0301-09m2glaunchpr.mspx, 2004.
[2] http://press.nokia.com/PR/200105821372_5.html , 2001.
[3] E.A. Lee, “What's Ahead for Embedded Software?” Computer, pp.18-26, Sept. 2000,
[4] “Power Evaluation of a Handheld Computer,” technical report, Hewlett Packard, 2003.
[5] Nano-CMOS Circuit and Physical Design. Wiley-Interscience, 2004.
[6] Micron, “Calculate Power for DDR SDRAM,” application note, download.micron.com/pdf/pubs/designlinedl201.pdf , 2001.
[7] M. Weiser et al., “Scheduling for Reduced CPU Energy,” Proc. First USENIX Symp. Operating Systems Design and Implementation, pp. 13-23, Nov. 1994.
[8] T. Pering, T. Burd, and R. Brodersen, “Voltage Scheduling in the IpARM Microprocessor System,” Proc. IEEE Int'l Symp. Low Power Electronics and Design, pp. 96-101, 2000.
[9] D. Grunwald, P. Levis, I. Farkas, B. Morrey III, and M. Neufeld, “Policies for Dynamic Clock Scheduling,” Proc. Fourth Symp. Operating Systems Design and Implementation, Oct. 2000.
[10] P. Pillai and K.G. Shin, “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems,” Proc. 18th ACM Symp. Operating Systems Principles, 2001.
[11] K. Flautner, S. Reinhardt, and T. Mudge, “Automatic Performance-Setting for Dynamic Voltage Scaling,” Proc. Seventh Conf. Mobile Computing and Networking (MobiCom '01), 2001.
[12] H. Li, P. Shenoy, and K. Ramamritham, “Scheduling Messages with Deadlines in Multi-Hop Real-Time Sensor Networks,” Proc. 11th IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), Mar. 2005.
[13] T. Ishihara and H. Yasuura, “Voltage Scheduling Problem for Dynamically Variable Voltage Processors,” Proc. Int'l Symp. Low-Power Electronics and Design, pp. 197-202, 1999.
[14] G. Quan and X. Hu, “Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processors,” Proc. Design Automation Test Europe, pp. 782-787, 2002.
[15] I. Hong, G. Qu, M. Potkonjak, and M.B. Srivastava, “Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processor,” Proc. IEEE Real-Time Systems Symp., pp. 178-187, Dec. 1998.
[16] C.J. Hughes, J. Srinivasan, and S.V. Adve, “Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications,” Proc. 34th Ann. Int'l Symp. Microarchitecture, Dec. 2001.
[17] J. Pouwelse, K. Langendoen, and H. Sips, “Application Directed Voltage Scaling,” IEEE Trans. Very Large Scale Integration, special issue on low-power, Oct. 2003.
[18] W. Yuan and K. Nahrstedt, “Practical Voltage Scaling for Mobile Multimedia Devices,” Proc. ACM Multimedia, Oct. 2004.
[19] K. Choi, K. Dantu, and M.W. Cheng, “Frame-Based Dynamic Voltage and Frequency Scaling for a MPEG Decoder,” Proc. Int'l Conf. Computer Aided Design, pp. 732-37, Nov. 2002.
[20] E.-Y. Chung, L. Benini, and G. De Micheli, “Contents Provider-Assisted Dynamic Voltage Scaling for Low Energy Multimedia Applications,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 42-47, Aug. 2002.
[21] E. Nurvitadhi, B. Lee, C. Yu, and M. Kim, “A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding,” Proc. Conf. Embedded Systems and Applications, pp. 292-298, 2003.
[22] F. Gruian, “Hard Real-Time Scheduling for Low Energy Using Stochastic Data and DVS Processors,” Proc. Int'l Symp. Low-Power Electronics and Design, Aug. 2001.
[23] W. Yuan and K. Nahrstedt, “Energy-Efficient Soft Real-Time CPU Scheduling for Mobile Multimedia Systems,” Proc. 19th Symp. Operating Systems Principles, Oct. 2003.
[24] J. Lorch and A.J. Smith, “PACE: A New Approach to Dynamic Voltage Scaling,” IEEE Trans. Computers, vol. 53, no. 7, pp. 856-869, July 2004.
[25] T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G.D. Micheli, “Dynamic Voltage Scaling and Power Management for Portable Systems,” Proc. 38th Conf. Design Automation, pp. 524-529, 2001.
[26] P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins, “Energy-Aware Runtime Scheduling for Embedded Multiprocessor SoCs,” IEEE Design and Test of Computers, vol. 18, no. 5, pp. 46-58, Sept.-Oct. 2001.
[27] V. Raghunathan, C.L. Pereira, M.B. Srivastava, and R.K. Gupta, “Energy-Aware Wireless Systems with Adaptive Power-Fidelity Tradeoffs,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 2, pp. 211-225, Feb. 2005.
[28] E.-Y. Chung, L. Benini, A. Bogliolo, and G. De Micheli, “Dynamic Power Management for Non-Stationary Service Requests,” IEEE Trans. Computers, vol. 51, no. 11, pp. 1345-1361, Nov. 2002.
[29] Z. Ren, B. Krogh, and R. Marculescu, “Hierarchical Adaptive Dynamic Power Management,” Proc. Design, Automation and Test in Europe Conf., Feb. 2004.
[30] www.cs.virginia.edu/~cl7v/cs851-talkscontrol_tutorial.ppt , 2001.
[31] A. Varma, B. Ganesh, M. Sen, S.R. Choudhary, L. Srinivasan, and B. Jacob, “A Control-Theoretic Approach to Dynamic Voltage Scaling,” Proc. Int'l Conf. Compilers, Architectures and Synthesis for Embedded Systems (CASES '03), Oct. 2003.
[32] Z. Lu, J. Hein, M. Humphrey, M. Stan, J. Lach, and K. Skadron, “Control-Theoretic Dynamic Frequency and Voltage Scaling for Multimedia Workloads,” Proc. 2002 Int'l Conf. Compilers, Architectures, and Synthesis for Embedded Systems (CASES), Oct. 2002.
[33] www.tri-m.com/products/evalue/files/specs esm2615_spec. pdf, 2002.
[34] P.J. Brockwell and R.A. Davis, Time Series Theory and Methods (Springer Series in Statistics). Springer, 1986.
[35] P.R. Panda, F. Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, and P.G. Kjeldsberg, “Data and Memory Optimization Techniques for Embedded Systems,” ACM Trans. Design Automation of Electronic Systems (TODAES), vol. 6, pp. 149-206, Apr. 2001.
[36] P.C. Chau, Process Control. Cambridge Univ. Press, 2002.
[37] L. Benini, A. Bogliolo, and G. De Micheli, “A Survey of Design Techniques for System-Level Dynamic Power Management,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 3, June 2000.
[38] http://www.intel.com/designintelxscale/, 2005.
[39] www.eecs.umich.edu~panalyzer, 2002.
[40] K. Flautner, D. Flynn, D. Roberts, and D.I. Patel, “IEM 926: An Energy Efficient SoC with Dynamic Voltage Scaling,” Proc. Design, Automation and Test in Europe Conf. and Exhibition Designers' Forum (DATE '04), 2004.
[41] K. Flautner and T. Mudge, “Vertigo: Automatic Performance-Setting for Linux,” Proc. Fifth USENIX Symp. Operating Systems Design and Implementation (OSDI), pp. 105-116, Dec. 2002.
[42] R. York, “Benchmarking in Context: Dhrystone,” ARM Ltd. white paper, www.arm.com/pdfsDhrystone.pdf, Mar. 2002.
[43] C. Im, H. Kim, and S. Ha, “Dynamic Voltage Scheduling with Buffers in Low-Power Multimedia Applications,” ACM Trans. Embedded Computing Systems (TECS), vol. 3, no. 4, pp. 686-705, Nov. 2004.
[44] X. Liu, P. Shenoy, and W. Gong, “A Time Series-Based Approach for Power Management in Mobile Processors and Disks,” Proc. 14th ACM Workshop Network and Operating System Support for Audio and Video (NOSSDAV), June 2004

Index Terms:
Low power, Dynamic Voltage Scaling, mobile multimedia.
Citation:
Min Li, Zihua Guo, Richard Yuqi Yao, Wenwu Zhu, "A Novel Penalty Controllable Dynamic Voltage Scaling Scheme for Mobile Multimedia Applications," IEEE Transactions on Mobile Computing, vol. 5, no. 12, pp. 1719-1733, Dec. 2006, doi:10.1109/TMC.2006.173
Usage of this product signifies your acceptance of the Terms of Use.