This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Modeling and Analysis of Power Distribution Networks for Gigabit Applications
October-December 2003 (vol. 2 no. 4)
pp. 299-313

Abstract—As the operating frequency of digital systems increases and voltage swing decreases, it becomes very important to characterize and analyze power distribution networks (PDNs) accurately. This paper presents the modeling, simulation, and characterization of the PDN in a high-speed printed circuit board (PCB) designed for chip-to-chip communication at a data rate of 3.2 Gbps. The test board consists of transmitter and receiver chips wirebonded onto plastic ball grid array (PBGA) packages on a PCB. In this paper, a hybrid method has been applied for analysis which consists of the Transmission Matrix Method (TMM) in the frequency domain and Macromodeling method in the time domain. As an initial step, power/ground planes have been modeled using TMM. Then, the macromodel of the power/ground planes has been generated at the desired ports using macromodeling. Finally, the macromodel of the planes, transmission lines, and nonlinear drivers have been simulated in standard SPICE-based circuit simulators for computing power supply noise. In addition to noise computation, the self and transfer impedances of power/ground planes have been computed and the effect of decoupling capacitors on power supply noise has been analyzed. The methods discussed have been validated using hardware measurements.

[1] R.R. Tummala, E.J. Rymaszewski, and A.G. Klopfenstein, Microelectronics Packaging Handbook, pt. I, second ed. New York: Chapman Hall, 1997.
[2] E.E. Davidson, Electrical Design of a High Speed Computer Package IBM J. Research and Development, vol. 26, no. 3, pp. 349-361, May 1982.
[3] B. Young, Digital Signal Integrity, chapter 11. Englewood Cliffs, N.J.: Prentice Hall, 2001.
[4] W.T. Beyene, C. Yuan, N. Cheng, and H. Wu, Interconnect Design and Modeling of 3.2 Gb/s/Pair Bi-Directional Memory System Proc. DesignCon 2002: High Performance System Design Conf., 2002.
[5] C. Yuan, W. Beyene, N. Cheng, and H. Shi, Design and Modeling of a 3.2 Gpb/s Memory Channel Proc. 11th Topical Meeting Electrical Performance of Electronic Packaging, pp. 227-230, Oct. 2002.
[6] Speed 2000 Handout,http://www.sigrity.com/infoshandout5 forweb.htm , Sigrity Inc., Mar. 2000.
[7] B. Garben, R. Frech, and J. Supper, Simulations of Frequency Dependencies of Delta-I Noise Proc. 10th Topical Meeting Electrical Performance of Electronic Packaging, pp. 199-202, Oct. 2001.
[8] I. Novak, Lossy Power Distribution Network with Thin Dielectric Layers and/or Thin Conductive Layers IEEE Trans. Components, Packaging, and Manufacturing Technology, vol. 23, no. 3, pp. 353-360, Aug. 2000.
[9] L. Smith, T. Roy, and R. Anderson, Power Plane SPICE Models for Frequency and Time Domains Proc. Ninth Topical Meeting Electrical Performance of Electronic Packaging, pp. 51-54, Oct. 2000.
[10] N. Na, J. Choi, S. Chun, M. Swaminathan, and J. Srinivasan, Modeling and Transient Simulation of Planes in Electronic Packages IEEE Trans. Advanced Packaging, vol. 23, pp. 340-352, Aug. 2000.
[11] N. Na, J. Choi, M. Swaminathan, J.P. Libous, and D.P. O' Connor, Modeling and Simulation of Core Switching Noise for ASICs IEEE Trans. Advanced Packaging, vol. 25, pp. 4-11, Feb. 2002.
[12] J. Kim and M. Swaminathan, Modeling of Irregular Shaped Power Distribution Planes Using Transmission Matrix Method IEEE Trans. Advanced Packaging, vol. 24, no. 3, pp. 334-346, Aug. 2001.
[13] J. Kim, E. Matoglu, J. Choi, and M. Swaminathan, Modeling of Multi-Layered Power Distribution Planes Including Via Effects Using Transmission Matrix Method Proc. Ninth ASP-DAC and 15th Int'l Conf. VLSI Design, pp. 59-64, Jan. 2002.
[14] J. Kim and M. Swaminathan, Modeling of Multi-Layered Power Distribution Planes Using Transmission Matrix Method IEEE Trans. Advanced Packaging, vol. 25, pp. 189-199, May 2002.
[15] J. Fan, J.L. Drewniak, H. Shi, and J.L. Knighten, “DC Power Bus Modeling and Design with a Mixed Potential Integral Equation Formulation and Circuit Extraction,” IEEE Trans. Microwave on Electronic Compatibility, vol. 43, no. 4, pp. 426-436, Nov. 2001.
[16] S.H. Min and M. Swaminathan, Construction of Broadband Passive Macromodels from Frequency Data for Simulation of Interconnect Networks Proc. 15th Int'l Zurich Symp. and Technical Exhibition on Electromagnetic Compatibility, Feb. 2003.
[17] J. Kim, J.S. Choi, J. Choi, S. Chun, S. Min, W. Kim, and M. Swaminathan, Electromagnetic Modeling and Hardware Measurements of Simultaneous Switching Noise in High Speed Systems Proc. 2002 IEEE EMC Int'l Symp., pp. 748-754, Aug. 2002.
[18] K. Lee and A. Barber, Modeling and Analysis of Multichip Module Power Supply Planes IEEE Trans. Components, Packaging, and Manufacturing Technology, B, vol. 18, pp. 628-639, Nov. 1995.
[19] D.A. Al-Mukhtar and J.E. Sitch, Transmission-Line Matrix Method with Irregularly Graded Space Proc. Elect. Eng. H, vol. 128, pp. 299-305, Dec. 1981.
[20] I. Novak, Reducing Simultaneous Switching Noise and EMI on Ground/Power Planes by Dissipative Edge Termination Proc. Seventh Topical Meeting on Electrical Performance of Electronic Packaging, pp. 181-184, Oct. 1998.
[21] M. Pozar, Microwave Engineering, chapter 2, second ed. New York: Wiley, 1998.
[22] S. Kami, Network Theory: Analysis and Synthesis. pp. 96-98, 118, 393, Allyn and Bacon, 1966.
[23] W.T. Beyene, C. Yuan, R. Dhat, and D. Secker, Effects of Plating Stubs on the Electrical Performance of Wirebond PBGA Packages Proc. Int'l Conf. Advanced Packaging and Systems (ICAPS), pp. 25-30, 2002.
[24] S. Chun, Methodologies for Modeling Simultaneous Switching Noise in Multi-Layered Packages and Boards PhD thesis, School of Electrical and Computer Eng., Georgia Inst. of Tech nology, Apr. 2002.
[25] H. Johnson and M. Graham, High-Speed Digital Design, pp. 189-191. Englewood Cliffs, N.J.: Prentice Hall, 1993.

Index Terms:
Power distribution network, transmission matrix method, macromodeling, decoupling, power bus.
Citation:
Jinwoo Choi, Sung-Hwan Min, Joong-Ho Kim, Madhavan Swaminathan, Wendemagegnehu Beyene, Chuck Yuan, "Modeling and Analysis of Power Distribution Networks for Gigabit Applications," IEEE Transactions on Mobile Computing, vol. 2, no. 4, pp. 299-313, Oct.-Dec. 2003, doi:10.1109/TMC.2003.1255645
Usage of this product signifies your acceptance of the Terms of Use.