The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - September (2011 vol.17)
pp: 1286-1294
Hong-Yun Kim , Dept. of Electr. & Comput. Sci. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
Chang-Hyo Yu , Syst. LSI Div., Samsung Electron. Co. Ltd., Yongin, South Korea
Lee-Sup Kim , Dept. of Electr. & Comput. Sci. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
ABSTRACT
The Unified Early Z-Test (U-EZT) is proposed to examine the visibility of pixels during tile-based rasterization in a mobile 3D graphics processor. U-EZT combines the advantages of the Z-max and Z-min EZT algorithms: the Z-max algorithm is improved by the independently updatable z-max tiles and the use of mask bits; and the Z-min algorithm is improved by reusing the mask bits from the z-max test to update the z-min tiles after tile rasterizing. As a result, storage requirements are reduced to 3 bits per pixel, and simulations suggest that U-EZT requires 20 percent to 57 percent less memory bandwidth than previous EZT algorithms.
INDEX TERMS
Classification algorithms, Memory management, System-on-a-chip, Rendering (computer graphics),z-test., Computer graphics, graphics processors, visible line/surface algorithms
CITATION
Hong-Yun Kim, Chang-Hyo Yu, Lee-Sup Kim, "A Memory-Efficient Unified Early Z-Test", IEEE Transactions on Visualization & Computer Graphics, vol.17, no. 9, pp. 1286-1294, September 2011, doi:10.1109/TVCG.2010.228
REFERENCES
[1] T. Hudson, D. Manocha, J. Cohen, M. Lin, K. Hoff, and H. Zhang, “Accelerated Occlusion Culling Using Shadow Frusta,” Proc. ACM Symp. Computational Geometry '97, pp. 1-10, 1997.
[2] J. Bittner, V. Havran, and P. Slavik, “Hierarchical Visibility Culling with Occlusion Trees,” Proc. Computer Graphics Int'l '98, pp. 207-219, June 1998.
[3] S.J. Teller and C.H. Séquin, “Visibility Preprocessing for Interactive Walkthroughs,” Proc. ACM SIGGRAPH '91, vol. 25, pp. 61-69, July 1991.
[4] H. Zhang, D. Manocha, T. Hudson, and K.E. Hoff,III, “Visibility Culling Using Hierarchical Occlusion Maps,” Proc. ACM SIGGRAPH '97, pp. 77-88, Aug. 1997.
[5] N. Greene, M. Kass, and G. Miller, “Hierarchical Z-Buffer Visibility,” Proc. ACM SIGGRAPH '93, pp. 231-238, 1993.
[6] L. Garber, “The Wild World of 3D Graphics Chips,” Computer, vol. 33, no. 9, pp. 12-16, Sept. 2000.
[7] T. Ikedo and J. Ma, “The Truga001: A Scalable Rendering Processor,” IEEE Computer Graphics and Applications, vol. 18, no. 2, pp. 59-79, Mar./Apr. 1998.
[8] J. McCormack, R. McNamara, C. Gianos, L. Seiler, N.P. Jouppi, K. Correl, T. Dutton, and J. Zurawski, “Neon: A (Big) (Fast) Single-Chip 3D Workstation Graphics Accelerator,” Research Report 98/1, Western Research Laboratory, Compaq Corp., Aug. 1998, revised, July 1999.
[9] NEC, “The TE4 Professional 3D Accelerator,” Proc. Eurographics Workshop Computer Graphics Hardware (Hot3D Session '99), http://www.graphicshardware.org/previous/ www_1999/representationste4.pdf, Aug. 1999.
[10] S. Morein, “ATI Radeon-HyperZ Technology,” Proc. Eurographics Workshop Computer Graphics Hardware (Hot3D Session 2000), http://www.graphicshardware.org/previous/ www_2000/ presentationsATIHot3D.pdf , Aug. 2000.
[11] nVidia “Technical Brief: Geforce3: Lightspeed Memory Architecture,” http:/www.nvidia.com, 2010.
[12] C.-H. Chen and C.-Y. Lee, “Two-Level Hierarchical Z-Buffer with Compression Technique for 3D Graphics Hardware,” The Visual Computer, vol. 19, nos. 7/8, pp. 467-479, Dec. 2003.
[13] C.-H. Yu, D. Kim, and L.-S. Kim, “An Area Efficient Early Z-Test Method for 3D Graphics Rendering Hardware,” IEEE Trans. Circuits and Systems I, vol. 55, no. 7, pp. 1929-1938, Aug. 2008.
[14] W.-C. Park, K.-W. Lee, I.-S. Kim, T.-D. Han, and S.-B. Yang, “An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors,” IEEE Trans. Computers, vol. 17, no. 19, pp. 173-182, July 2002.
[15] T. Akenine-Möller and J. Strom, “Graphics for the Masses: A Hardware Rasterization Architecture for Mobile Phones,” Proc. ACM SIGGRAPH '03, pp. 801-808, July 2003.
[16] Y.M. Tsao, C.-L. Wu, S.-Y. Chien, and L.-G. Chen, “Adaptive Tile Depth Filter for the Depth Buffer Bandwidth Minimization in the Low Power Graphics Systems,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 5023-5026, May 2006.
[17] I.H. Lee et al., “A Hardware-Like High-Level Language Based Environment for 3D Graphics Architecture Exploration,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 512-515, May 2003.
[18] D. Kim et al., “An SoC with 1.3Gtexels/sec 3D Graphics Full Pipeline Engine for Consumer Applications,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 71-84, Jan. 2006.
124 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool