The Community for Technology Leaders
RSS Icon
Issue No.10 - Oct. (2013 vol.24)
pp: 1918-1929
Jesus Escudero-Sahuquillo , University of Castilla-La Mancha, Albacete
Pedro J. Garcia , University of Castilla-La Mancha, Albacete
Francisco J. Quiles , University of Castilla-La Mancha, Albacete
Jose Flich , Universidad Politecnica de Valencia, Valencia
Jose Duato , Technical University of Valencia, Valencia
As parallel computing systems increase in size, the interconnection network is becoming a critical subsystem. The current trend in network design is to use as few components as possible to interconnect the end nodes, thereby reducing cost and power consumption. However, this increases the probability of congestion appearing in the network. As congestion may severely degrade network performance, the use of a congestion management mechanism is becoming mandatory in modern interconnects. One of the most cost-effective proposals to deal with the problems derived from congestion situations is the Regional Explicit Congestion Notification (RECN) strategy, based on using special queues to totally isolate the packet flows which contribute to congestion, thereby preventing the Head-of-Line (HoL) blocking effect that these flows may cause to others. Unfortunately, RECN requires the use of source-based routing, thus not being suitable for interconnects with distributed routing, like InfiniBand. Although some RECN-like mechanisms have been proposed for distributed-routing networks, they are not scalable due to the huge amount of control memory that they require in medium-size or large networks. In this paper, we propose Distributed-Routing-Based Congestion Management (DRBCM), a new scalable technique which, following the RECN principles, totally prevents congestion from producing HoL-blocking in multistage interconnection networks (MINs) using tag-based distributed routing. Simulation results indicate that, regardless of network size, DRBCM presents small resource requirements to keep network performance at maximum level even in scenarios of heavy congestion, where it utterly outperforms (with a gain up to 70 percent) current solutions for distributed-routing networks, like the InfiniBand congestion-control mechanism based on injection throttling. Thus, DRBCM is an efficient, cost-effective, and scalable solution for congestion management.
Routing, Switches, Computer aided manufacturing, Multiprocessor interconnection, Random access memory, Memory management, head-of-line blocking, High-performance interconnection networks, distributed routing, congestion management
Jesus Escudero-Sahuquillo, Pedro J. Garcia, Francisco J. Quiles, Jose Flich, Jose Duato, "An Effective and Feasible Congestion Management Technique for High-Performance MINs with Tag-Based Distributed Routing", IEEE Transactions on Parallel & Distributed Systems, vol.24, no. 10, pp. 1918-1929, Oct. 2013, doi:10.1109/TPDS.2012.303
[1] M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input versus Output Queuing on a Space-Division Packet Switch," IEEE Trans. Comm., vol. COM-35, no. 12, pp. 1347-1356, Dec. 1987.
[2] M. Jurczyk and T. Schwederski, "Phenomenon of Higher Order Head-of-Line Blocking in Multistage Interconnection Networks under Nonuniform Traffic Patterns," IEICE Trans. Information and Systems, vol. E79-D, no. 8, pp. 1124-1129, Aug. 1996.
[3] L. Peh and W. Dally, "Flit-Reservation Flow Control," Proc. Int'l Symp. High-Performance Computer Architecture, pp. 73-84, 2000.
[4] N. Chrysos, "Congestion Management for Non-Blocking Clos Networks," Proc. ACM/IEEE Symp. Architecture for Networking and Comm. Systems, pp. 117-126, 2007,
[5] M. Thottethodi, A. Lebeck, and S. Mukherjee, "Self-Tuned Congestion Control for Multiprocessor Networks," Proc. Int'l Symp. High-Performance Computer Architecture, pp. 107-118, 2001,
[6] G. Pfister, M. Gusat, W. Denzel, D. Craddock, N. Ni, W. Rooney, T. Engbersen, R. Luijten, R. Krishnamurthy, and J. Duato, "Solving Hot Spot Contention Using InfiniBand Architecture Congestion Control," Proc. Int'l Workshop High-Performance Distributed Computing (HPI-DC), 2005.
[7] T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High-Speed Switch Scheduling for Local-Area Networks," ACM Trans. Computer Systems, vol. 11, no. 4, pp. 319-352, Nov. 1993.
[8] W. Dally, P. Carvey, and L. Dennison, "Architecture of the Avici terabit Switch/Router," Proc. Sixth Symp. Hot Interconnects, pp. 41-50, 1998.
[9] M. Katevenis, D. Serpanos, and E. Spyridakis, "Credit-Flow-Controlled ATM for MP Interconnection: the ATLAS I Single-Chip ATM Switch," Proc. Fourth Int'l Symp. High-Performance Computer Architecture (HPCA), pp. 47-56, 1998.
[10] T. Nachiondo, J. Flich, and J. Duato, "Buffer Management Strategies to Reduce HoL-Blocking," IEEE Trans. Parallel and Distributed Systems, vol. 21, no. 6, pp. 739-753, June 2010.
[11] W.L. Guay, B. Bogdanski, S.-A. Reinemo, O. Lysne, and T. Skeie, "vFtree - A Fat-Tree Routing Algorithm Using Virtual Lanes to Alleviate Congestion," Proc. IEEE Int'l Parallel & Distributed Processing Symp. (IPDPS), pp. 197-208, 2011.
[12] J. Duato, I. Johnson, J. Flich, F. Naven, P.J. García, and T. Nachiondo, "A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks," Proc. 11th Int'l Symp. High-Performance Computer Architecture (HPCA), pp. 108-119, 2005.
[13] P.J. García, J. Flich, J. Duato, I. Johnson, F.J. Quiles, and F. Naven, "Efficient, Scalable Congestion Management for Interconnection Networks," IEEE Micro, vol. 26, no. 5, pp. 52-66, Sept./Oct. 2006.
[14] G. Mora, P.J. García, J. Flich, and J. Duato, "RECN-IQ: A Cost-Effective Input-Queued Switch Architecture with Congestion Management," Proc. Int'l Conf. Parallel Processing (ICPP), p. 74, 2007.
[15] K. Pagiamtzis and A. Sheikholeslami, "Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
[16] InfiniBand Architecture Specification vol. 1. Release 1.2.1, InfiniBand Trade Assoc., Nov. 2007.
[17] J. Escudero-Sahuquillo, P.J. García, F.J. Quiles, J. Flich, and J. Duato, "FBICM: Efficient Congestion Management for High-Performance Networks Using Distributed Deterministic Routing," Proc. 15th Int'l Conf. High-Performance Computing, pp. 503-517, 2008.
[18] J. Escudero-Sahuquillo, P.J. García, F.J. Quiles, J. Flich, and J. Duato, "Cost-Effective Congestion Management for Interconnection Networks Using Distributed Deterministic Routing," Proc. 16th Int'l Conf. Parallel and Distributed Systems, pp. 355-364, 2010.
[19] Roadrunner, Web Page at: http://www.lanl.govroadrunner/, 2013.
[20] Juropa, Web Page at: Supercomputers/JUROPAJUROPA_node.html , 2013.
[21] Earth Simulator, Web Page at:, 2013.
[22] K. Padmanabhan, "Design and Analysis of Even-Sized Binary Shuffle-Exchange Networks for Multiprocessors," IEEE Trans. Parallel and Distributed Systems, vol. 2, no. 4, pp. 385-397, Oct. 1991.
[23] F. Petrini and M. Vanneschi, "k-ary n-Trees: High Performance Networks for Massively Parallel Architectures," Proc. Int'l Parallel Processing Symp., pp. 87-93, 1997.
[24] C. Gomez, F. Gilabert, M. Gomez, P. Lopez, and J. Duato, "Deterministic versus Adaptive Routing in Fat-Trees," Proc. Workshop Comm. Architecture Clusters, p. 235, Mar. 2007.
[25] E. Zahavi, G. Johnson, D.J. Kerbyson, and M. Lang, "Optimized InfiniBand Fat-Tree Routing for Shift All-to-All Communication Patterns," J. Concurrency and Computation: Practice & Experience, vol. 22, no. 2, pp. 217-231, 2010.
[26] T. Hoefler, T. Schneider, and A. Lumsdaine, "Multistage Switches are not Crossbars: Effects of Static Routing in High-Performance Networks," Proc. IEEE Int'l Conf. Cluster Computing (CLUSTER), pp. 116-125, 2008.
[27] B.U. Geib, "Hardware Support for Efficient Packet Processing," Mannheim, https://ub-madoc.bib.uni-mannheim.de30849 , 2013.
[28] E. Gran, M. Eimot, S. Reinemo, T. Skeie, O. Lysne, L. Huse, and G. Shainer, "First Experiences with Congestion Control in InfiniBand Hardware," Proc. IEEE Int'l Symp. Parallel & Distributed Processing (IPDPS), pp. 1-12, 2010.
[29] J. Dongarra, "Performance of Various Computers Using Standard Linear Equations Software," Technical Report CS-89-85, Univ. of Tennessee, , 2013.
[30] Top 500 List, Web Page at: http:/, 2013.
[31] R.F.V. der Wijngaart, "NAS Parallel Benchmarks, Version 2.4," technical report, Computer Sciences Corp. NASA Advanced Supercomputing (NAS) Division, 2002.
[32] The HPCC Benchmark, Web Page http://icl.cs.utk.eduhpcc, 2013.
[33] I. Arsovski, T. Chandler, and A. Sheikholeslami, "A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
20 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool