The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - Jan. (2013 vol.24)
pp: 59-71
R. Titos-Gil , Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Goteborg, Sweden
M. E. Acacio , Dept. de Ing. y Tecnol., Univ. de Murcia, Murcia, Spain
J. M. Garcia , Dept. de Ing. y Tecnol., Univ. de Murcia, Murcia, Spain
ABSTRACT
The efficient management of conflicts among concurrent transactions constitutes a key aspect that hardware transactional memory (HTM) systems must achieve. Scalable HTM proposals so far inherit the cache-based style of conflict detection typically found in bus-based systems, largely unaware of the interactions between transactions and directory coherence. In this paper, we demonstrate that the traditional approach of detecting conflicts at the private cache levels is inefficient when used in the context of a directory protocol. We find that the use of the directory as a mere router of coherence requests restricts the throughput of conflict detection, and show how it becomes a bottleneck under high contention. This paper proposes a scheme for conflict detection that decouples conflict detection from cache coherence in order to overcome pathological situations that degrade the performance of an eager HTM system. Our scheme places bookkeeping metadata at the directory, introducing it as a separate hardware module that leaves the coherence protocol unmodified. In comparison to a state-of-the-art eager HTM system, our design handles contention more efficiently, minimizes the performance degradation of false positives for signatures of similar hardware cost, and reduces the network traffic generated.
INDEX TERMS
Coherence, Protocols, Hardware, Context, Proposals, Memory management,conflict detection, Parallel programming, multicore architectures, cache coherence protocols, transactional memory
CITATION
R. Titos-Gil, M. E. Acacio, J. M. Garcia, "Efficient Eager Management of Conflicts for Scalable Hardware Transactional Memory", IEEE Transactions on Parallel & Distributed Systems, vol.24, no. 1, pp. 59-71, Jan. 2013, doi:10.1109/TPDS.2012.103
REFERENCES
[1] C.S. Ananian, K. Asanovic, B.C. Kuszmaul, C.E. Leiserson, and S. Lie, "Unbounded Transactional Memory," Proc. 11th Symp. High-Performance Computer Architecture, pp. 316-327, 2005.
[2] C. Blundell, J. Devietti, E. Christopher Lewis, and M. Martin, "Making the Fast Case Common and the Uncommon Case Simple in Unbounded Transactional Memory," Proc. 34th Int'l Symp. Computer Architecture, pp. 24-34, 2007.
[3] J. Bobba, N. Goyal, M.D. Hill, M.M. Swift, and D.A. Wood, "Token TM: Efficient Execution of Large Transactions with Hardware Transactional Memory," Proc. 35th Int'l Symp. Computer Architecture, pp. 81-91, 2008.
[4] J. Bobba, K.E. Moore, L. Yen, H. Volos, M.D. Hill, M.M. Swift, and D.A. Wood, "Performance Pathologies in Hardware Transactional Memory," Proc. 34th Int'l Symp. Computer Architecture, pp. 81-91, 2007.
[5] C.C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun, "STAMP: Stanford Transactional Applications for Multi-Processing," Proc. IEEE Int'l Symp. Workload Characterization, pp. 35-46, 2008.
[6] L. Ceze, J. Tuck, C. Cascaval, and J. Torrellas, "Bulk Disambiguation of Speculative Threads in Multiprocessors," Proc. 33rd Int'l Symp. Computer Architecture, pp. 227-238, 2006.
[7] H. Chafi, J. Casper, B.D. Carlstrom, A. McDonald, C.C. Minh, W. Baek, C. Kozyrakis, and K. Olukotun, "A Scalable, Non-Blocking Approach to Transactional Memory," Proc. 13th Symp. High-Performance Computer Architecture, pp. 97-108, 2007.
[8] D.E. Culler, J.P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers, 1999.
[9] L. Hammond, B.D. Carlstrom, V. Wong, M. Chen, C. Kozyrakis, and K. Olukotun, "Transactional Coherence and Consistency: Simplifying Parallel Hardware and Software," IEEE Micro, vol. 24, no. 6, pp. 92-103, Nov./Dec. 2004.
[10] L. Hammond, V. Wong, M. Chen, B.D. Carlstrom, J.D. Davis, B. Hertzberg, M.K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun, "Transactional Memory Coherence and Consistency," Proc. 31st Int'l Symp. Computer Architecture, pp. 102-113, 2004.
[11] T. Harris, J.R. Larus, and R. Rajwar, Transactional Memory, second ed. Morgan & Claypool, 2010.
[12] M. Herlihy, J. Eliot, and B. Moss, "Transactional Memory: Architectural Support for Lock-Free Data Structures," Proc. 20th Int'l Symp. Computer Architecture, pp. 289-300, 1993.
[13] S. Ma, N.E. Jerger, and Z. Wang, "Supporting Efficient Collective Communication in NoCs," Proc. 18th Symp. High-Performance Computer Architecture, 2012.
[14] P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A Full System Simulation Platform," Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
[15] M.M.K. Martin, D.J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, and D.A. Wood, "Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset," Computer Architecture News, vol. 33, pp. 92-99, 2005.
[16] K.E. Moore, J. Bobba, M.J. Moravan, M.D. Hill, and D.A. Wood, "LogTM: Log-Based Transactional Memory," Proc. 12th Symp. High-Performance Computer Architecture, pp. 254-265, 2006.
[17] A. Negi, R. Titos-Gil, M.E. Acacio, J.M. Garcia, and P. Stenstrom, "$\pi$ -TM: Pessimistic Invalidation for Scalable Lazy Hardware Transactional Memory," Proc. 18th Symp. High-Performance Computer Architecture, 2012.
[18] A. Negi, M.M. Waliullah, and P. Stenstrom, "LV$^\ast$ : A Low Complexity Lazy Versioning HTM Infrastructure," Proc. Int'l Conf. Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS '10), pp. 231-240, 2010.
[19] S.H. Pugsley, M. Awasthi, N. Madan, N. Muralimanohar, and R. Balasubramonian, "Scalable and Reliable Communication for Hardware Transactional Memory," Proc. 17th Int'l Conf. Parallel Architectures and Compilation Techniques, pp. 144-154, 2008.
[20] R. Quislant, E. Gutierrez, and O. Plata, "Improving Signatures by Locality Exploitation for Transactional Memory," Proc. 18th Int'l Conf. Parallel Architectures and Compilation Techniques, pp. 303-312, 2009.
[21] R. Quislant, E. Gutierrez, and O. Plata, "Multiset Signatures for Transactional Memory," Proc. 25th Int'l Conf. Supercomputing, pp. 43-52, 2011.
[22] D. Sanchez, L. Yen, M.D. Hill, and K. Sankaralingam, "Implementing Signatures for Transactional Memory," Proc. 40th Int'l Symp. Microarchitecture, pp. 123-133, 2007.
[23] R. Titos-Gil, M.E. Acacio, and J.M. García, "Directory-Based Conflict Detection in Hardware Transactional Memory," Proc. 15th Int'l Conf High-Performance Computing, pp. 541-554, 2008.
[24] S. Tomic, C. Perfumo, C. Kulkarni, A. Armejach, A. Cristal, O. Unsal, T. Harris, and M. Valero, "EazyHTM: Eager-Lazy Hardware Transactional Memory," Proc. 42nd Int'l Symp. Microarchitecture, pp. 145-155, 2009.
[25] S.C. Woo, M. Ohara, E. Torrie, J. Pal Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. 22nd Int'l Symp. Computer Architecture, pp. 24-36, 1995.
[26] L. Yen, "Signatures in Transactional Memory Systems," PhD thesis, CS Dept., Univ. of Wisconsin-Madison, 2009.
[27] L. Yen, J. Bobba, M.R. Marty, K.E. Moore, H. Volos, M.D. Hill, M.M. Swift, and D.A. Wood, "LogTM-SE: Decoupling Hardware Transactional Memory from Caches," Proc. 13th Symp. High-Performance Computer Architecture, pp. 261-272, 2007.
[28] L. Yen, S.C. Draper, and M.D. Hill, "Notary: Hardware Techniques to Enhance Signatures," Proc. 41st Int'l Symp. Microarchitecture, pp. 234-245, 2008.
44 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool