
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
J. C. Sancho, T. Rokicki, M. Koibuchi, J. Duato, A. Robles, O. Lysne, P. Lopez, A. Mejia, T. Skeie, J. Flich, "A Survey and Evaluation of TopologyAgnostic Deterministic Routing Algorithms," IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 3, pp. 405425, March, 2012.  
BibTex  x  
@article{ 10.1109/TPDS.2011.190, author = {J. C. Sancho and T. Rokicki and M. Koibuchi and J. Duato and A. Robles and O. Lysne and P. Lopez and A. Mejia and T. Skeie and J. Flich}, title = {A Survey and Evaluation of TopologyAgnostic Deterministic Routing Algorithms}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {23}, number = {3}, issn = {10459219}, year = {2012}, pages = {405425}, doi = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2011.190}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Parallel and Distributed Systems TI  A Survey and Evaluation of TopologyAgnostic Deterministic Routing Algorithms IS  3 SN  10459219 SP405 EP425 EPD  405425 A1  J. C. Sancho, A1  T. Rokicki, A1  M. Koibuchi, A1  J. Duato, A1  A. Robles, A1  O. Lysne, A1  P. Lopez, A1  A. Mejia, A1  T. Skeie, A1  J. Flich, PY  2012 KW  Routing KW  Topology KW  Network topology KW  Algorithm design and analysis KW  System recovery KW  Strontium KW  Taxonomy KW  topologyagnostic routing. KW  Interconnection networks KW  routing algorithms VL  23 JA  IEEE Transactions on Parallel and Distributed Systems ER   
[1] N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J.N. Seizovic, and W.K. Su, "Myrinet: A GigabitperSecond Local Area Network," IEEE Micro, vol. 15, no. 1, pp. 2936, Feb. 1995.
[2] R.W. Horst, D.P. Sonnier, and W.J. Watson, "A Flexible Servernetbased FaultTolerant Architecture," Proc. 25th Int'l Symp. FaultTolerant Computing (FTCS '95), p. 2, 1995.
[3] R. Seifert, Gigabit Ethernet: Technology and Applications for HighSpeed LANs. AddisonWesley Longman Publishing Co., Inc., 1998.
[4] I.T. Assoc. "Infiniband Architecture Specification Release 1.2.1," http://www.infinibandta.org/specs/register publicspec/, Jan. 2008.
[5] F. Petrini, W.C. Feng, A. Hoisie, S. Coll, and E. Frachtenberg, "The Quadrics Network (qsnet): HighPerformance Clustering Technology," Proc. Ninth Symp. High Performance Interconnects (HOTI '01), p. 125, 2001.
[6] Top500 "Top500 Supercomputer List," www.top500.org, 2011.
[7] J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach. Morgan Kaufmann, 2003.
[8] W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, Inc., 2003.
[9] H.C. Chi and C.T. Tang, "A DeadlockFree Routing Scheme for Interconnection Networks with Irregular Topologies," Proc. Int'l Conf. Parallel and Distributed Systems, pp. 8895, Dec. 1997.
[10] M.E. Gómez, P. López, and J. Duato, "A MemoryEffective Routing Strategy for Regular Interconnection Networks," Proc. 19th IEEE Int'l Parallel and Distributed Processing Symp., p. 41b, 2005.
[11] S. Rodrigo, S. Medardoni, J. Flich, D. Bertozzi, and J. Duato, "Efficient Implementation of Distributed Routing Algorithms for NoCs," IET Computers and Digital Techniques, vol. 3, pp. 460475, 2009.
[12] W.J. Dally and C.L. Seitz, "DeadlockFree Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. C36, no. 5, pp. 547553, May 1987.
[13] J. Duato, "A Necessary and Sufficient Condition for DeadlockFree Routing in CutThrough and StoreandForward Networks," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 8, pp. 841854, Aug. 1996.
[14] M.D. Schroeder, A.D. Birrell, M. Burrows, H. Murray, R.M. Needham, and T.L. Rodeheffer, "Autonet: A HighSpeed, SelfConfiguring Local Area Network Using PointtoPoint Links," IEEE J. Selected Areas in Comm., vol. 9, no. 8, pp. 13181335, Oct. 1991.
[15] J.C. Sancho, A. Robles, and J. Duato, "A New Methodology to Compute DeadlockFree Routing Tables for Irregular Networks," Proc. Workshop Comm., Architecture and Applications for NetworkBased Parallel Computing (CANPC '00), Jan. 2000.
[16] M. Koibuchi, A. Funahashi, A. Jouraku, and H. Amano, "LTurn Routing: An Adaptive Routing in Irregular Networks," Proc. Int'l Conf. Parallel Processing (ICPP '01), pp. 383392, 2001.
[17] A. Mejia, J. Flich, J. Duato, S.A. Reinemo, and T. Skeie, "SegmentBased Routing: An Efficient FaultTolerant Routing Algorithm for Meshes and Tori," Proc. 20th Int'l Parallel and Distributed Processing Symp. (IPDPS '06), Apr. 2006.
[18] W. Qiao and L.M. Ni, "Adaptive Routing in Irregular Networks Using CutThrough Switches," Proc. Int'l Conf. Parallel Processing (ICPP '96), pp. 5260, 1996.
[19] F. Silla and J. Duato, "Improving the Efficiency of Adaptive Routing in Networks with Irregular Topology," Proc. Fourth Int'l Conf. HighPerformance Computing (HIPC '97), p. 330, 1997.
[20] L. Cherkasova, V. Kotov, and T. Rokicki, "Designing Fibre Channel Fabrics," Proc. IEEE Int'l Conf. Computer Design (ICCD '95), pp. 346351, 1995.
[21] J. Flich, M.P. Malumbres, P. Lopez, and J. Duato, "Performance Evaluation of a New Routing Strategy for Irregular Networks with Source Routing," Proc. Int'l Conf. Supercomputing (ICS '00), 2000.
[22] T. Skeie, O. Lysne, and I. Theiss, "Layered Shortest Path (LASH) Routing in Irregular System Area Networks," Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS '02), 2002.
[23] J. Domke, T. Hoefler, and W. Nagel, "DeadlockFree Oblivious Routing for Arbitrary Topologies," Proc. 25th IEEE Int'l Parallel and Distributed Processing Symp., May 2011.
[24] O. Lysne, T. Skeie, S.A. Reinemo, and I. Theiss, "Layered Routing in Irregular Networks," IEEE Trans. Parallel and Distributed Systems, vol. 17, no. 1, pp. 5165, Jan. 2006.
[25] I. Theiss and O. Lysne, "FROOTS  Fault Handling in ${\rm Up}^\ast/{\rm Down}^\ast$ Routed Networks with Multiple Roots," Proc. Int'l Conf. High Performance Computing (HiPC '03), 2003.
[26] J. Flich, P. Lopez, J.C. Sancho, A. Robles, and J. Duato, "Improving Infiniband Routing through Multiple Virtual Networks," Proc. Fourth Int'l Symp. High Performance Computing (ISHPC '02), pp. 4963, 2002.
[27] J.C. Sancho, A. Robles, J. Flich, P. Lopez, and J. Duato, "Effective Methodology for DeadlockFree Minimal Routing in Infiniband Networks," Proc. Int'l Conf. Parallel Processing (ICPP '02), pp. 409418, 2002.
[28] M. Koibuchi, A. Jouraku, K. Watanabe, and H. Amano, "Descending Layers Routing: A DeadlockFree Deterministic Routing Using Virtual Channels in System Area Networks with Irregular Topologies," Proc. Int'l Conf. Parallel Processing (ICPP '03), Oct. 2003.
[29] T. Skeie, O. Lysne, J. Flich, P. Lopez, A. Robles, and J. Duato, "LashTor: A Generic TransitionOriented Routing Algorithm," Proc. IEEE Int'l Conf. Parallel and Distributed Systems (ICPADS '04), pp. 595604, 2004.
[30] Y. Liu, C. Dwyer, and A. Lebeck, "Routing in SelfOrganizing NanoScale Irregular Networks," ACM J. Emerging Technologies in Computing Systems, vol. 6, no. 1, pp. 121, 2010.
[31] R. Moraveji, H. SarbaziAzad, and A. Zomaya, "A General Methodology for DirectionBased Irregular Routing Algorithms," J. Parallel and Distributed Computing, vol. 70, no. 4, pp. 363370, 2010.
[32] J. Cong, C. Liu, and G. Reinman, "ACES: ApplicationSpecific Cycle Elimination and Splitting for DeadlockFree Routing on Irregular NetworkonChip," Proc. 47th ACM/IEEE Design Automation Conf. (DAC), pp. 443448, 2010.
[33] R. Holsmark, M. Palesi, and S. Kumar, "Deadlock Free Routing Algorithms for Irregular Mesh Topology NoC Systems with Rectangular Regions," J. Systems Architecture, vol. 54, nos. 3/4, pp. 427440, 2008.
[34] M. Koibuchi, A. Jouraku, and H. Amano, "Routing Algorithms Based on 2D Turn Model for Irregular Networks," Proc. Int'l Symp. Parallel Architectures, Algorithms and Networks (ISPAN '02), 2002.
[35] J.C. Sancho, A. Robles, and J. Duato, "An Effective Methodology to Improve the Performance of the Up*/Down* Routing Algorithm," IEEE Trans. Parallel Distributed Systems, vol. 15, no. 8, pp. 740754, 2004.
[36] J. Flich, P. Lopez, M.P. Malumbres, J. Duato, and T. Rokicki, "Combining InTransit Buffers with Optimized Routing Schemes to Boost the Performance of Networks with Source Routing," Proc. Third Int'l Symp. High Performance Computing (ISHPC '00), pp. 300309, 2000.
[37] P. Kermani and L. Kleinrock, "Virtual CutThrough: A New Computer Communication Switching Technique," Computer Networks, vol. 3, no. 4, pp. 267286, Sept. 1979.
[38] W.J. Dally, "Express Cubes: Improving the Performance of KAry nCube Interconnection Networks," IEEE Trans. Computers, vol. 40, no. 9, pp. 10161023, Sept. 1991.
[39] J.C. Sancho, A. Robles, and J. Duato, "A Flexible Routing Scheme for Networks of Workstations," Proc. Third Int'l Symp. High Performance Computing (ISHPC '00), pp. 260267, 2000.
[40] A. Mejia, J. Flich, J. Duato, S.A. Reinemo, and T. Skeie, "Boosting Ethernet Performance by SegmentBased Routing," Proc. 15th Euromicro Conf. Parallel, Distributed and NetworkBased Processing (PDP '07), Feb. 2007.
[41] S.A. Reinemo and T. Skeie, "Ethernet as a Lossless Deadlock Free System Area Network," Proc. Int'l Symp. Parallel and Distributed Processing and Applications, Y. Pan, D. Chen, M. Guo, J. Cao, and J. Dongarra, eds., pp. 901914, 2005.
[42] Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5GHz Mesh Interconnect for a Teraflops Processor," IEEE Micro, vol. 27, no. 5, pp. 5161, Sept. 2007.
[43] J. Rattner "SingleChip Cloud Computer: An Experimental ManyCore Processor from Intel Labs," http://download.intel.com/pressroom/pdf/ rockcreekSCC_Announcement_JustinRattner. pdf , 2011.
[44] D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. Miao, J.F. Brown III, and A. Agarwal, "OnChip Interconnection Architecture of the Tile Processor," IEEE Micro, vol. 27, no. 5, pp. 1531, Sept./Oct. 2007.
[45] S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Addressing Manufacturing Challenges with CostEfficient Fault Tolerant Routing," Proc. Fourth ACM/IEEE Int'l Symp. NetworksonChip, pp. 2532, 2010.
[46] C. Hernández, A. Roca, F. Silla, J. Flich, and J. Duato, "Improving the Performance of GALSBased NoCs in the Presence of Process Variation," Proc. Fourth Int'l Symp. NetworksonChip, May 2010.
[47] U.Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu, "VoltageFrequency Island Partitioning for GALSBased NetworksonChip," Proc. Design Automation Conf., pp. 110115, June 2007.
[48] J. Flich and D. Bertozzi, Designing Network OnChip Architectures in the Nanoscale Era. CRC Press, Taylor and Francis, 2010.