The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January (2011 vol.22)
pp: 33-45
Esam El-Araby , The George Washington University, Ashburn
Saumil G. Merchant , The George Washington University, Ashburn
Tarek El-Ghazawi , The George Washington University, Ashburn
ABSTRACT
High-performance reconfigurable computers have potential to provide substantial performance improvements over traditional supercomputers. Their acceptance, however, has been hindered by productivity challenges arising from increased design complexity, a wide array of custom design languages and tools, and often overblown sales literature. This paper presents a review and taxonomy of High-Level Languages (HLLs) and a framework for the comparative analysis of their features. It also introduces new metrics and a model based on computational effort. The proposed concepts are inspired by Netwon's equations of motion and the notion of work and power in an abstract multidimensional space of design specifications. The metrics are devised to highlight two aspects of the design process: the total time-to-solution and the efficient utilization of user and computing resources at discrete time steps along the development path. The study involves analytical and experimental evaluations demonstrating the applicability of the proposed model.
INDEX TERMS
High-level language productivity, performance evaluation, productivity, reconfigurable computing.
CITATION
Esam El-Araby, Saumil G. Merchant, Tarek El-Ghazawi, "A Framework for Evaluating High-Level Design Methodologies for High-Performance Reconfigurable Computers", IEEE Transactions on Parallel & Distributed Systems, vol.22, no. 1, pp. 33-45, January 2011, doi:10.1109/TPDS.2010.67
REFERENCES
[1] W. Luk, N. Shirazi, and P.Y.K. Cheung, "Compilation Tools for Run-Time Reconfigurable Designs," Proc. Fifth IEEE Symp. FPGA-Based Custom Computing Machines (FCCM '97), pp. 56-65, 1997.
[2] K. Compton and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, 2002.
[3] Cray Inc., "Cray XD1TM FPGA Development (S-6400-14)," 2006.
[4] Silicon Graphics, Inc., "Reconfigurable Application-Specific Computing User's Guide (007-4718-005)," Jan. 2007.
[5] Impulse C - "Impulse Accelerated Technologies," http:/www. impulsec.com/, 2010.
[6] Celoxica, Inc., http:/www.celoxica.com, 2010.
[7] Mitrionics, http://www.mitrion.comindex.shtml, 2010.
[8] Xilinx Inc., http://www.xilinx.com/ise/optional_prodsystem_ generator.htm, 2010 .
[9] DSPLogic, http:/www.dsplogic.com, 2010.
[10] SRC Computers, Inc., "SRC CarteTM C Programming Environment v2.2 Guide (SRC-007-18)," 2006.
[11] B. Holland, M. Vacas, V. Aggarwal, R. DeVille, I. Troxel, and A.D. George, "Survey of C-Based Application Mapping Tools for Reconfigurable Computing," Proc. Eighth Int'l Conf. Military and Aerospace Programmable Logic Devices (MAPLD '05), Sept. 2005.
[12] S.A. Edwards, "The Challenges of Synthesizing Hardware from C-Like Languages," IEEE Design and Test of Computers, vol. 23, no. 5, pp. 375-386, Sept. 2006.
[13] E. El-Araby, M. Taher, M. Abouellail, T. El-Ghazawi, and G.B. Newby, "Comparative Analysis of High Level Programming for Reconfigurable Computers: Methodology and Empirical Study," Proc. Third Southern Conf. Programmable Logic (SPL '07), Feb. 2007.
[14] E. El-Araby, P. Nosum, and T. El-Ghazawi, "Productivity of High-Level Languages on Reconfigurable Computers: An HPC Perspective," Proc. IEEE Int'l Conf. Field-Programmable Technology (FPT '07), Dec. 2007.
[15] T. Sterling, "Productivity Metrics and Models for High Performance Computing," Int'l J. High Performance Computing Applications, vol. 18, pp. 433-440, 2004.
[16] M. Snir and D.A. Bader, "A Framework for Measuring Supercomputer Productivity," Int'l J. High Performance Computing Applications, vol. 18, pp. 417-432, 2004.
[17] K. Kennedy, C. Koelbel, and R. Schreiber, "Defining and Measuring the Productivity of Programming Languages," Int'l J. High Performance Computing Applications, vol. 18, pp. 441-448, 2004.
[18] J. Kepner, "HPC Productivity: An Overarching View," Int'l J. High Performance Computing Applications, vol. 18, pp. 393-397, 2004.
[19] J. Kepner, "High Performance Computing Productivity Model Synthesis," Int'l J. High Performance Computing Applications, vol. 18, pp. 505-516, 2004.
[20] R.W. Numrich, "Performance Metrics Based on Computational Action," Int'l J. High Performance Computing Applications, vol. 18, no. 4, pp. 449-458, Nov. 2004.
[21] R.W. Numrich, "A Metric Space for Computer Programs and the Principle of Computational Least Action," The J. Supercomputing, vol. 43, no. 3, pp. 281-298, Mar. 2008.
[22] R.W. Numrich, L. Hochstein, and V. Basili, "A Metric Space for Productivity Measurement in Software Development," Proc. Second Int'l Workshop Software Eng. High Performance Computing System Applications (SE-HPCS '05), May 2005.
[23] R.W. Numrich, "Computational Force: A Unifying Concept for Scalability Analysis," Advances in Parallel Computing, C. Bischof et al., eds., pp. 107-112, IOS Press, 2008.
[24] R.W. Numrich, "Computational Force, Mass and Energy," Int'l J. Modern Physics C, vol. 8, no. 3, pp. 437-457, 1997.
[25] E. El-Araby, M. Taher, T. El-Ghazawi, and J. Le Moigne, "Remote Sensing and High Performance Reconfigurable Computing Systems," High Performance Computing in Remote Sensing, A.J. Plaza and C.I. Chang, eds., vol. 16, 496 pp, Chapman & Hall, 2007.
[26] E. El-Araby, T. El-Ghazawi, J. Le Moigne, and K. Gaj, "Wavelet Spectral Dimension Reduction of Hyperspectral Imagery on a Reconfigurable Computer," Proc. Int'l Conf. Field-Programmable Technology (FPT '04), Dec. 2004.
[27] O.D. Fidanci, H. Diab, T. El-Ghazawi, K. Gaj, and N. Alexandridis, "Implementation Trade-Offs of Triple DES in the SRC-6E Reconfigurable Computing Environment," Proc. Int'l Conf. Military and Aerospace Applications of Programmable Logic Devices (MAPLD '02), Sept. 2002.
58 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool