This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Real-Time Modeling of Wheel-Rail Contact Laws with System-On-Chip
May 2010 (vol. 21 no. 5)
pp. 672-684
Yongji Zhou, University of Leeds, Leeds
T.X. Mei, Salford University, Salford
Steven Freear, University of Leeds, Leeds
This paper presents the development and implementation of a multiprocessor system-on-chip solution for fast and real-time simulations of complex and nonlinear wheel-rail contact mechanics. There are two main significances in this paper. First, the wheel-rail contact laws (including Hertz and Fastsim algorithms), which are widely used in the study of railway vehicle dynamics, are restructured for improved suitability that can take advantage of the rapid developing multiprocessor technology. Second, the complex algorithms for the contact laws are successfully implemented on a medium-sized Field-Programmable Gate Array (FPGA) device using six NiosII processors, where the executions of the Hertz and Fastsim parts are pipelined to achieve further enhancement in multiple contacts and the operation scheduling is optimized. In the Fastsim part, the floating point units with buffering mechanism are efficiently shared by five processors connected in a token ring topology. The FPGA design shows good flexibility in utilizing logic element and on-chip memory resource on the device and scalability for a significant speed up on a larger device in future work.

[1] S. Iwnicki, The Manchester Benchmarks for Rail Vehicle Simulation. Sweets & Zeitlinger, 1999.
[2] H. Nikolov, T. Stefanov, and E. Deprettere, "Systematic and Automated Multiprocessor System Design, Programming, and Implementation," IEEE Trans. Computer-Aided Design of Integrated Circuits, vol. 27, no. 3, pp. 542-555, Mar. 2008.
[3] J.L. Tripp, H.S. Mortveit, A.A. Hansson, and M. Gokhale, "Metropolitan Road Traffic Simulation on FPGAs," Proc. 13th Ann. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), 2005.
[4] R. Scrofano, M.B. Gokhale, F. Trouw, and V.K. Prasanna, "Accelerating Molecular Dynamics Simulations with Reconfigurable Computers," IEEE Trans. Parallel and Distributed Systems, vol. 19, no. 6, pp. 764-778, June 2008.
[5] R. Scrofano, M. Gokhale, F. Trouw, and V.K. Prasanna, "A Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers," Proc. 14th Ann. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM '06), pp. 23-34, Apr. 2006.
[6] T.L. Adam, K.M. Chandy, and J. Dickson, "A Comparison of List Scheduling for Parallel Processing Systems," Comm. ACM, vol. 17, no. 12, pp. 685-690, Dec. 1974.
[7] Y.-K. Kwok and I. Ahmad, "Benchmarking and Comparison of the Task Graph Scheduling Algorithms," J. Parallel and Distributed Computing, vol. 59, no. 3, pp. 381-422, Dec. 1999.
[8] A. Kulmala, O. Lehtoranta, T.D. Hämäläinen, and M. Hännikäinen, "Scalable MPEG-4 Encoder on FPGA Multiprocessor SOC," EURASIP J. Embedded Systems, vol. 2006, pp. 1-15, 2006.
[9] J.J. Kalker, "Rolling Contact Phenomena—Linear Elasticity," Rolling Contact Phenomena, pp. 1-84, Springer, 2000.
[10] Altera Corporation, "Nios II Processor Reference Handbook," ver. 7.1.0, May 2007.
[11] Altera Corporation, "Avalon Memory-Mapped Interface Specification," ver. 3.3, May 2007.
[12] Altera Corporation, "Quartus II Handbook, vol. 4: SOPC Builder," ver. 7.1, May 2007.
[13] Altera Corporation, "Creating Multiprocessor Nios II Systems Tutorial," ver. 7.1, May 2007.
[14] Terasic, DE2 Development and Education Board User Manual, http://www.terasic.com.tw/attachment/archive/ 30DE2_ UserManual_1.42.pdf, ver. 1.42, Dec. 2006.
[15] Jidan AI-Eryani, Floating Point Unit, OPENCORE Project, http://www.opencores.org?do=project&who=fpu100 , 2008.
[16] Sun Microsystems, Inc., "OpenSPARC T2 Core Microarchitecture Specification," Dec. 2007.
[17] IEEE, 802.5, 1998 ed. (ISO/IEC 8802-5:1998) IEEE Standard for Information Technology—Telecomm. and Information Exchange between Systems—Local and Metropolitan Area Networks—Specific Requirements—Part 5: Token Ring Access Method and Physical Layer Specification, 1998.
[18] Sun Microsystems, Inc., "OpenSPARC T1 Microarchitecture Specification," Aug. 2006.
[19] T.X. Mei and R.M. Goodall, "LQG and GA Solutions for Active Steering of Railway Vehicles," Proc. IEE Control Theory and Applications, vol. 147, no. 1, pp. 111-117, 2000.
[20] G. De Micheli, R. Ernst, and W. Wolf, Readings in Hardware/Software Co-Design. Morgan Kaufmann, 2001.
[21] W. Wolf, "A Decade of Hardware/Software Codesign," Computer, vol. 36, no. 4, pp. 38-43, Apr. 2003.
[22] Y. Zhou, T.X. Mei, and S. Freear, "FPGA Implementation of Wheel-Rail Contact Laws," UKACC Control, 2008.

Index Terms:
Multiprocessor system, token rings, sequencing and scheduling, real time and embedded systems.
Citation:
Yongji Zhou, T.X. Mei, Steven Freear, "Real-Time Modeling of Wheel-Rail Contact Laws with System-On-Chip," IEEE Transactions on Parallel and Distributed Systems, vol. 21, no. 5, pp. 672-684, May 2010, doi:10.1109/TPDS.2009.107
Usage of this product signifies your acceptance of the Terms of Use.