
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Min He, Xiaolong Wu, Si Qing Zheng, Burkhard Englert, "Optimal Sorting Algorithms for a Simplified 2D Array with Reconfigurable Pipelined Bus System," IEEE Transactions on Parallel and Distributed Systems, vol. 21, no. 3, pp. 303312, March, 2010.  
BibTex  x  
@article{ 10.1109/TPDS.2009.68, author = {Min He and Xiaolong Wu and Si Qing Zheng and Burkhard Englert}, title = {Optimal Sorting Algorithms for a Simplified 2D Array with Reconfigurable Pipelined Bus System}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {21}, number = {3}, issn = {10459219}, year = {2010}, pages = {303312}, doi = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2009.68}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Parallel and Distributed Systems TI  Optimal Sorting Algorithms for a Simplified 2D Array with Reconfigurable Pipelined Bus System IS  3 SN  10459219 SP303 EP312 EPD  303312 A1  Min He, A1  Xiaolong Wu, A1  Si Qing Zheng, A1  Burkhard Englert, PY  2010 KW  Interconnection networks KW  optical networks KW  parallel algorithms and architectures KW  sorting. VL  21 JA  IEEE Transactions on Parallel and Distributed Systems ER   
[1] S. Sahni, "Models and Algorithms for Optical and Optoelectronic Parallel Computers," Int'l J. Foundations of Computer Science, vol. 12, no. 3, pp. 249264, 2001.
[2] C. Qiao and R. Melhem, "TimeDivision Optical Communications in Multiprocessor Arrays," IEEE Trans. Computers, vol. 42, no. 5, pp. 577590, May 1993.
[3] Y. BenAsher, D. Peleg, R. Ramaswami, and A. Schuster, "The Power of Reconfiguration," J. Parallel and Distributed Computing, vol. 13, no. 2, pp. 139153, 1991.
[4] R. Miller, V.K. PrasannaKumar, D. Reisis, and Q.F. Stout, "Meshes with Reconfigurable Buses," IEEE Trans. Computers, vol. 42, pp. 678692, 1993.
[5] Y. Pan and K. Li, "Linear Array with Reconfigurable Pipelined Bus System—Concepts and Applications," J. Information Science, vol. 106, nos. 3/4, pp. 237258, 1998.
[6] S. Rajasekaran and S. Sahni, "Sorting, Selection, and Routing on the Array with Reconfigurable Optical Buses," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 11, pp. 11231132, Nov. 1997.
[7] Y. Pan, K.Q. Li, and S.Q. Zheng, "Fast Nearest Neighbor Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System," Parallel Algorithms and Applications, vol. 13, pp. 125, 1998.
[8] Y. Pan and M. Hamdi, "Quicksort on a Linear Array with a Reconfigurable Pipelined Bus System," Proc. Second Int'l Symp. Parallel Architectures, Algorithms, and Networks, pp. 313319, 1996.
[9] Y. Pan, M. Hamdi, and K. Li, "Efficient and Scalable Quicksort on a Linear Array with a Reconfigurable Pipelined Bus System," Future Generation Computer Systems, vol. 13, pp. 501513, 1998.
[10] A. Datta, S. Soundaralakshmi, and R. Owens, "Fast Sorting Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System," IEEE Trans. Parallel and Distributed Systems, vol. 13, no. 3, pp. 212222, Mar. 2002.
[11] M. He and S.Q. Zheng, "An Optimal Sorting Algorithm on a Linear Array with Reconfigurable Pipelined Bus System," Proc. 15th ISCA Int'l Conf. Parallel and Distributed Computing Systems, pp. 386391, 2002.
[12] A.G. Bourgeois and J.L. Trahan, "Fault Tolerant Algorithms for a Linear Array with a Reconfigurable Pipelined Bus System," Parallel Algorithms Appl., vol. 18, no. 3, pp. 139153, 2003.
[13] A. Datta and S. Soundaralakshmi, "Fast and Scalable Algorithms for the Euclidean Distance Transform on a Linear Array with a Reconfigurable Pipelined Bus System," J. Parallel and Distributed Computing, vol. 64, no. 3, pp. 360369, 2004.
[14] A.G. Bourgeois, Y. Pan, and S.K. Prasad, "Constant Time Fault Tolerant Algorithms for a Linear Array with a Reconfigurable Pipelined Bus System," J. Parallel and Distributed Computing, vol. 65, no. 3, pp. 374381, 2005.
[15] S. Babvey, A.G. Bourgeois, J.A. FernandezZepeda, and S.W. Mclaughlin, "A Parallel Implementation of the MessagePassing Decoder of LDPC Codes Using a Reconfigurable Optical Model," Proc. Sixth Int'l Conf. Software Eng., Artificial Intelligence, Networking and Parallel/Distributed Computing and First Int'l Workshop SelfAssembling Wireless Networks, pp. 288293, 2005.
[16] M. Arock and R. Ponalagusamy, "Parallel Algorithms for Robot Path Planning with Simpler VLSI Architecture," Int'l J. Computer Applications in Technology, vol. 26, no. 3. pp. 157163, 2006.
[17] D. Semé and S. Youlou, "Repetitions Detection on a Linear Array with Reconfigurable Pipelined Bus System," Int'l J. Parallel, Emergent, and Distributed Systems, vol. 22, no. 3, pp. 173183, 2007.
[18] Y.R. Wang, "An Efficient O(1) Time 3D All Nearest Neighbor Algorithm from Image Processing Perspective," J. Parallel and Distributed Computing, vol. 67, no. 10, pp. 10821091, 2007.
[19] L. Chen, Y. Pan, and X.H. Xu, "Scalable and Efficient Parallel Algorithms for Euclidean Distance Transform on the LARPBS Model," IEEE Trans. Parallel and Distributed Systems, vol. 15, no. 11, pp. 975982, Nov. 2004.
[20] J.L. Trahan, Y. Pan, R. Vaidyanathan, and A.G. Bourgeois, "Scalable Basic Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System," Proc. Int'l Conf. Parallel and Distributed Computing Systems, pp. 564569, 1997.
[21] J.L. Trahan, A.G. Bourgeois, Y. Pan, and R. Vaidyanathan, "Optimally Scaling Permutation Routing on Reconfigurable Linear Arrays with Optical Buses," J. Parallel and Distributed Computing, vol. 60, no. 9, pp. 11251136, 2000.
[22] B.J. D'Auriol and R. Molakaseema, "A Parameterized Linear Array with a Reconfigurable Pipelined Bus System: LARPBS(p)," The Computer J., vol. 48, no. 1, pp. 115125, 2005.
[23] R. Vaidyanathan, J.L. Trahan, and C. Lu, "Degree of Scalability: Scalable Reconfigurable Mesh Algorithms for Multiple Addition and MatrixVector Multiplication," Parallel Computing, vol. 29, no. 1, pp. 95109, 2003.
[24] D.M. Chiarulli, S.P. Levitan, R.G. Melhem, M. Bidnurkar, R. Ditmore, G. Gravenstreter, Z. Guo, C. Qiao, M. Sakr, and J.P. Teza, "Optoelectronic Buses for HighPerformance Computing," Proc. IEEE, vol. 82, no. 11, pp. 17011709, Nov. 1994.
[25] J.L. Trahan, A.G. Bourgeois, and R. Vaidyanathan, "Tighter and Broader Complexity Reconfigurable Models," Parallel Processing Letters, vol. 8, pp. 271282, 1998.
[26] M.C. Pinotti and S.Q. Zheng, "Efficient Parallel Computation on a Processor Array with Pipelined TDM Optical Buses," Proc. 12th ISCA Int'l Conf. Parallel and Distributed Computing Systems, pp. 114120, 1999.
[27] Y. Li, J. Tao, and S.Q. Zheng, "A Symmetric Processor Array with Synchronous Optical Buses and Switches," Parallel Processing Letters, vol. 8, no. 3, pp. 283295, 1998.
[28] C. Qiao, "On Designing CommunicationIntensive Algorithms for a Spanning Optical BusBased Array," Parallel Processing Letters, vol. 5, no. 3, pp. 499511, 1995.
[29] Z. Guo, "Optically Interconnected Processor Arrays with Switching Capability," J. Parallel and Distributed Computing, vol. 23, pp. 314329, 1994.
[30] M. Ajtai, J. Komlos, and E. Szemeredi, "An $O$ ($n$ log $n$ ) Sorting Network," Proc. 15th Ann. ACM Symp. Theory of Computing, pp. 19, 1983.
[31] M.S. Paterson, "Improved Sorting Networks with O(log$N$ ) Depth," Algorithmica, vol. 5, nos. 14, pp. 7592, 1990.
[32] R. Cole, "Parallel Merge Sort," SIAM J. Computing, vol. 17, no. 4, pp. 14311442, 1988.
[33] S. Levitan, D. Chiarulli, and R. Melhem, "Coincident Pulse Techniques for Multiprocessor Parallel Computing," Applied Optics, vol. 29, no. 14, pp. 20242039, 1990.
[34] A.G. Bourgeois and J.L. Trahan, "Relating TwoDimensional Reconfigurable Meshes with Optically Pipelined Buses," Int'l J. Foundations of Computer Science, vol. 11, no. 4, pp. 553571, 2000.
[35] J.A. FernandezZepeda, R. Vaidyanathan, and J.L. Trahan, "Scaling Simulation of the FusingRestricted Reconfigurable Mesh," IEEE Trans. Parallel and Distributed Systems, vol. 9, no. 9, pp. 861871, Sept. 1998.
[36] K. Li, Y. Pan, and S.Q. Zheng, Parallel Computing Using Optical Interconnections. Kluwer Academic Publishers, 1998.
[37] F.T. Leighton, Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes. Morgan Kaufmann, 1992.
[38] S. Olariu, C. Pinotti, and S.Q. Zheng, "An Optimal HardwareAlgorithm for Sorting Using a FixedSize Parallel Sorting Device," IEEE Trans. Computers, vol. 49, no. 12, pp. 13101324, Dec. 2000.