The Community for Technology Leaders
RSS Icon
Issue No.01 - January (2010 vol.21)
pp: 60-71
Jun Yang , University of Pittsburgh, Pittsburgh
Yi Xu , University of Pittsburgh, Pittsburgh
Youtao Zhang , University of Pittsburgh, Pittsburgh
Jianhua Zhao , Nanjing University, Nanjing
A rising horizon in chip fabrication is the 3D integration technology. It stacks two or more dies vertically with a dense, high-speed interface to increase the device density and reduce the delay of interconnects significantly across the dies. However, a major challenge in 3D technology is the increased power density, which gives rise to the concern of heat dissipation within the processor. High temperatures trigger voltage and frequency throttlings in hardware, which degrade the chip performance. Moreover, high temperatures impair the processor's reliability and reduce its lifetime. To alleviate this problem, we propose in this paper an OS-level scheduling algorithm that performs thermal-aware task scheduling on a 3D chip. Our algorithm leverages the inherent thermal variations within and across different tasks, and schedules them to keep the chip temperature low. We observed that vertically adjacent dies have strong thermal correlations and the scheduler should consider them jointly. Compared with other intuitive algorithms such as a Random and a Round-Robin algorithm, our proposed algorithm brings lower peak temperature and average temperature on-chip. Moreover, it can remove, on average, 46 percent of thermal emergency time and result in 5.11 percent (4.78 percent) performance improvement over the base case on thermally homogeneous (heterogeneous) floorplans.
3D processors, thermal-aware scheduling.
Jun Yang, Yi Xu, Youtao Zhang, Jianhua Zhao, "Thermal-Aware Task Scheduling for 3D Multicore Processors", IEEE Transactions on Parallel & Distributed Systems, vol.21, no. 1, pp. 60-71, January 2010, doi:10.1109/TPDS.2009.27
[1] M. Swarthy and R. Balasubramonian, “Exploring the Design Space for 3D Clustered Architectures,” Proc. Third IBM Watson Conf. Interaction between Architecture, Circuits, and Compilers ($P=ac2$ ), Oct. 2006.
[2] K. Banerjee, S. Souri, P. Kapur, and K. Saraswat, “3D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration,” Proc. IEEE, vol. 89, no. 5, pp. 602-633, May 2001.
[3] B. Black et al., “Die Stacking (3D) Microarchitecture,” Proc. IEEE Int'l Symp. Microarchitecture (MICRO 2006), pp. 469-479, 2006.
[4] D. Bovet and M. Cesati, Understanding the Linux Kernel, third ed. O'Reilly Publishers, Nov. 2005.
[5] J. Choi, C.Y. Cher, H. Franke, H. Hamann, A. Weger, and P. Bose, “Thermal-Aware Task Scheduling at the System Software Level,” Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '07), pp.213-218, Aug. 2007.
[6] S. Chong, L. Shang, and R.P. Dick, “Three-Dimensional Multi-Processor System-on-Chip Thermal Optimization,” Proc. Int'l Conf. Hardware/Software Codesign and System Synthesis, Sept. 2007.
[7] Y. Deng and W.P. Maly, “2.5-Dimensional VLSI System Integration,” IEEE Trans. Very Large Scale Integration Systems, vol. 13, no. 6, pp. 668-677, June 2005.
[8] D. Donald and M. Martonosi, “Techniques for Multicore Thermal Management: Classification and New Exploration,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 78-88, 2006.
[9] B. Goplen and S.S. Sapatnekar, “Thermal via Placement in 3D ICs,” Proc. Int'l Symp. Physical Design (ISPD), pp. 167-174, 2005.
[10] B. Goplen and S.S. Sapatnekar, “Placement of Thermal Vias in 3D ICs Using Various Thermal Objectives,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 4, pp.692-709, Apr. 2006.
[11] Y. Han, I. Koren, and C.M. Krishna, “Temptor: A Lightweight Runtime Temperature Monitoring Tool Using Performance Counters,” Proc. Third Workshop Temperature-Aware Computer Systems, Held in conjunction with ISCA-33, 2006.
[12] Y. Han, I. Koren, and C.M. Krishna, “TILTS: A Fast Architectural-Level Transient Thermal Simulation Method,” J. Low Power Electronics, vol. 3, no. 1, pp. 13-21, 2007.
[13] W. Huang, M.R. Stan, K. Skadron, K. Sankaranarayanan, and S. Ghosh, “HotSpot: A Compact Thermal Modeling Method for CMOS VLSI Systems,” IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 5, pp. 501-513, May 2006.
[14] W. Hung, G.M. Link, Y. Xie, V. Narayanan, and M.J. Irwin, “Interconnect and Thermal-Aware Floorplanning for 3D Microprocessors,” Proc. Seventh Int'l Symp. Quality Electronic Design (ISQED), pp. 98-104, 2006.
[15] C. Isci and M. Martonosi, “Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data,” Proc. Int'l Symp. Microarchitecture (MICRO), pp. 93-104, 2003.
[16] J. Joyner, P. Zarkesh-Ha, and J. Meindl, “A Stochastic Global Net-Length Distribution for a Three-Dimensional System on Chip (3D-SoC),” Proc. 14th IEEE Int'l ASIC/SOC Conf., 2001.
[17] A. Kumar, L. Shang, L.S. Peh, and N. Jha, “HybDTM: A Coordinated Hardware-Software Approach for Dynamic Thermal Management,” Proc. Design Automation Conf. (DAC), pp. 548-553, 2006.
[18] E. Kursun, C.Y. Cher, A. Buyuktosunoglu, and P. Bose, “Investigating the Effects of Task Scheduling on Thermal Behavior,” Proc. Third Workshop Temperature-Aware Computer Systems, 2006.
[19] G.H. Loh, Y. Xie, and B. Black, “Processor Design in 3D Die-Stacking Technologies,” IEEE Micro, vol. 27, no. 3, pp. 31-48, May/June 2007.
[20] S. Mysore, B. Agrawal, N. Srivastava, S. Lin, K. Banerjee, and T. Sherwood, “Introspective 3D Chips,” Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 264-273, 2006.
[21] M.D. Powell, M. Gomaa, and T.N. Vijaykumar, “Heat-and-Run: Leveraging SMT and CMP to Manage Power Density through the Operating System,” Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 260-270, 2004.
[22] K. Puttaswamy and G.H. Loh, “Thermal Analysis of a 3D Die-Stacked High-Performance Microprocessor,” Proc. ACM Great Lakes Symp. Very-Large-Scale Integration, pp. 19-24, 2006.
[23] K. Puttaswamy and G.H. Loh, “Thermal Herding: Microarchitecture Techniques for Controlling HotSpots in High-Performance 3D Integrated Processors,” Proc. Int'l Symp. High-Performance Computer Architecture (HPCA), pp. 193-204, 2007.
[24] K. Skadron, K. Sankaranarayanan, S. Velusamy, D. Tarjan, M.R. Stan, and W. Huang, “Temperature-Aware Microarchitecture: Modeling and Implementation,” ACM Trans. Architecture and Code Optimization, vol. 1, no. 1, pp. 94-125, Mar. 2004.
[25] W. Wu, L. Jin, J. Yang, P. Liu, and S.X. Tan, “A Systematic Method for Functional Unit Power Estimation in Microprocessors,” Proc. Design Automation Conf. (DAC), pp. 554-557, 2006.
[26] Y. Xie, G. Loh, B. Black, and K. Bernstein, “Design Space Exploration for 3D Architecture,” ACM J. Emerging Technologies for Computer Systems, vol. 2. no. 2, pp. 65-103, Apr. 2006.
[27] J. Yang, X. Zhou, M. Chrobak, Y. Zhang, and L. Jin, “Dynamic Thermal Management through Task Scheduling,” Proc. Int'l Symp. Performance Analysis of Systems (ISPASS), pp. 191-201, 2008.
[28] X. Zhou, Y. Xu, Y. Du, Y. Zhang, and J. Yang, “Thermal Management for 3D Processor via Task Scheduling,” Proc. Int'l Conf. Parallel Processing, Sept. 2008.
8 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool