The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.06 - June (2009 vol.20)
pp: 818-830
Lotfi Mhamdi , Delft University of Technology, The Netherlands
ABSTRACT
Internet traffic is a mixture of unicast and multicast flows. Integrated schedulers capable of dealing with both traffic types have been designed mainly for Input Queued (IQ) buffer-less crossbar switches. Combined Input and Crossbar Queued (CICQ) switches, on the other hand, are known to have better performance than their buffer-less predecessors due to their potential in simplifying the scheduling and improving the switching performance. The design of integrated schedulers in CICQ switches has thus far been neglected. In this paper, we propose a novel CICQ architecture that supports both unicast and multicast traffic along with its appropriate scheduling. In particular, we propose an integrated round-robin-based scheduler that efficiently services both unicast and multicast traffic simultaneously. Our scheme, named Multicast and Unicast Round robin Scheduling (MURS), has been shown to outperform all existing schemes under various traffic patterns. Simulation results suggested that we can trade the size of the internal buffers for the number of input multicast queues. We further propose a hardware implementation of our algorithm for a 16 \times 16 buffered crossbar switch. The implementation results suggest that MURS can run at 20 Gbps line rate and a clock cycle time of 2.8 ns, reaching an aggregate switching bandwidth of 320 Gbps.
INDEX TERMS
High-performance buffered crossbars, integrated scheduling design, unicast, multicast.
CITATION
Lotfi Mhamdi, "On the Integration of Unicast and Multicast Cell Scheduling in Buffered Crossbar Switches", IEEE Transactions on Parallel & Distributed Systems, vol.20, no. 6, pp. 818-830, June 2009, doi:10.1109/TPDS.2008.262
REFERENCES
[1] N. McKeown , “Scheduling Algorithms for Input-Queued Cell Switches,” PhD dissertation, Univ. of California at Berkeley, May 1995.
[2] M. Karol , M. Hluchyj , and S. Morgan , “Input Versus Output Queuing on a Space-Division Packet Switch,” IEEE Trans. Comm., vol. 35, no. 9, pp.1337-1356, Dec. 1987.
[3] N. McKeown , “A Fast Switched Backplane for a Gigabit Switched Router,” Business Comm. Rev., vol. 27, no. 12, pp. 1-17, 1997.
[4] M. Andrews , S. Khanna , and K. Kumaran , “Integrated Scheduling of Unicast and Multicast Traffic in an Input-Queued Switch,” Proc. IEEE INFOCOM '99, pp.1144-1151, 1999.
[5] M. Song and W. Zhu , “Integrated Queuing and Scheduling for Unicast and Multicast Traffic in Input-Queued Packet Switches,” Proc. IASTED Int'l Conf. Comm. and Computer Networks (CCN '04), Nov. 2004.
[6] M. Nabeshima , “Performance Evaluation of Combined Input- and Crosspoint-Queued Switch,” Proc. IEICE Trans. Comm., vol. B83-B, no. 3, pp. 737-741, Mar. 2000.
[7] R. Rojas-Cessa , Z.J.E. Oki , and H.J. Chao , “CIXB-1: Combined Input One-Cell-Crosspoint Buffered Switch,” Proc. IEEE Workshop High Performance Switching and Routing (HPSR), pp.324-329, 2001.
[8] K. Yoshigoe and K.J. Christensen , “A Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar,” Proc. IEEE Workshop High-Performance Switching and Routing, pp.271-275, 2001.
[9] T. Javadi , R. Magill , and T. Hrabik , “A High-Throughput Algorithm for Buffered Crossbar Switch Fabric,” Proc. IEEE Int'l Conf. Comm. (ICC '01), pp.1581-1591, June 2001.
[10] L. Mhamdi and M. Hamdi , “MCBF: A High-Performance Scheduling Algorithm for Buffered Crossbar Switches,” IEEE Comm. Letters, vol. 7, no. 9, pp.451-453, Sept. 2003.
[11] X. Zhang and L.N. Bhuyan , “An Efficient Scheduling Algorithm for Combined Input-Crosspoint-Queued (CICQ) Switches,” Proc. IEEE GLOBECOM '04, pp.1168-1173, Nov. 2004.
[12] X. Zhang , S.R. Mohanty , and L.N. Bhuyan , “Adaptive Max-Min Fair Scheduling in Buffered Crossbar Switches Without Speedup,” Proc. IEEE INFOCOM '07, pp.454-462, May 2007.
[13] L. Mhamdi and M. Hamdi , “Scheduling Multicast Traffic in Internally Buffered Crossbar Switches,” Proc. IEEE Int'l Conf. Comm. (ICC '04), pp.1103-1107, June 2004.
[14] S. Sun , S. He , Y. Zheng , and W. Gao , “Multicast Scheduling in Buffered Crossbar Switches with Multiple Input Queues,” Proc. IEEE Workshop on High Performance Switching and Routing (HPSR '05), pp.73-77, May 2005.
[15] A. Mekkittikul , “Scheduling Non-Uniform Traffic in High Speed Packet Switches and Routers,” PhD dissertation, Stanford Univ., Nov. 1998.
[16] T. Anderson , S. Owicki , J. Saxe , and C. Thacker , “High Speed Switch Scheduling for Local Area Networks,” ACM Trans. Computer Systems, pp.319-352, 1993.
[17] N. McKeown , “iSLIP Scheduling Algorithm for Input-Queued Switches,” IEEE Trans. Networking, vol. 7, no. 2, pp.188-201, Apr. 1999.
[18] M.A. Marsan , A. Bianco , P. Giaccone , E. Leonardi , and F. Neri , “Optimal Multicast Scheduling in Input-Queued Switches,” Proc. IEEE Int'l Conf. Comm. (ICC), 2001.
[19] B. Prabhakar , N. McKeown , and R. Ahuja , “Multicast Scheduling for Input-Queued Switches,” IEEE J. Selected Areas in Comm., vol. 15, no. 5, pp.855-866, June 1997.
[20] A. Bianco , P. Giaccone , E. Leonardi , F. Neri , and C. Piglione , “On the Number of Input Queues to Efficiently Support Multicast Traffic in Input Queued Switches,” Proc. IEEE Workshop on High Performance Switching and Routing (HPSR '03), pp.111-116, June 2003.
[21] S. Gupta and A. Aziz , “Multicast Scheduling for Switches with Multiple Input-Queues,” Proc. Ann. IEEE Symp. High-Performance Interconnects (Hot Interconnects), pp.28-33, 2002.
[22] C. Minkenberg , “Integrating Unicast and Multicast Traffic Scheduling in a Combined Input- and Output-Queued Packet-Switching System,” Proc. Int'l Conf. Computer Comm. and Networks (ICCCN '00), pp.127-234, 2000.
[23] D. Pan and Y. Yang , “FIFO-Based Multicast Scheduling Algorithm for Virtual Output Queued Packet Switches,” IEEE Trans. Computers, vol. 54, no. 10, pp. 1283-1297, Oct. 2005.
[24] L. Mhamdi , M. Hamdi , C. Kachris , S. Wong , and S. Vassiliadis , “High-Performance Switching Based on Buffered Crossbar Fabrics,” Computer Networks, vol. 50, no. 13, pp.2271-2285, Sept. 2006.
[25] Xilinx, Inc., “Virtex-4 Family Overview,” http:/www.xilinx.com, Mar. 2005.
[26] L. Mhamdi , G.N. Gaydadjiev , and S. Vassiliadis , “Efficient Multicast Support in High-Speed Packet Switches,” J. Networks, vol. 2, no. 3, pp.28-35, June 2007.
[27] J.D.C. Little , “A Proof of the Queuing Formula $L = \lambda W$ ,” Operations Research, vol. 9, pp.383-387, 1961.
[28] K. Yoshigoe , K. Christensen , and A. Jacob , “The RR/RR CICQ Switch: Hardware Design for 10-Gbps Link Speed,” Proc. IEEE Int'l Performance, Computing, and Comm. Conf., pp.481-485, Apr. 2003.
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool