The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.12 - December (2008 vol.19)
pp: 1657-1670
Xiang Xiao , Indiana University-Purdue University Indianapolis, Indianapolis
Jaehwan John Lee , Indiana University-Purdue University Indianapolis, Indianapolis
ABSTRACT
This article describes a novel parallel Multi-unit resource Deadlock Detection Algorithm (MDDA) and its hardware implementation (MDDU). The contributions are (i) the first O(1) hardware deadlock detection, (ii) reduced O(min(m, n)) preparation, where m and n are the number of processes and resources, respectively, and (iii) support for multi-unit resources. O(min(m, n)), previously O(m?n), is achieved by performing all the searches for sink nodes for each and every resource in parallel in hardware over two matrices representing resource allocations as well as other auxiliary matrices. MDDU provides a fast and deterministic deadlock detection mechanism for Multiprocessor System-on-Chips (MPSoCs), which we predict will become prevalent in the near future in system designs. Our experiments demonstrate that MDDU always takes two clock cycles to detect deadlock regardless the size of the system. Lastly, the MPSoC area overhead due to MDDU is small, approximately 0.024 percent for MDDU16x16 on our example MPSoC.
INDEX TERMS
Deadlocks, Algorithms implemented in hardware, Real-time and embedded systems
CITATION
Xiang Xiao, Jaehwan John Lee, "A Novel O(1) Deadlock Detection Methodology for Multiunit Resource Systems and Its Hardware Implementation for System-on-Chip", IEEE Transactions on Parallel & Distributed Systems, vol.19, no. 12, pp. 1657-1670, December 2008, doi:10.1109/TPDS.2008.56
REFERENCES
[1] I. Cahit, “Deadlock Detection Using (0, 1)-Labeling of Resource Allocation Graphs,” IEE Proc. Computers and Digital Techniques, pp.68-72, 1998.
[2] Chip Multiprocessor, http://en.wikipedia.org/wikiMulti-core_ %28compu%29 , Mar. 2008.
[3] B. Claude, The Theory of Graphs. John Wiley & Sons, 1962.
[4] T. Cormen, C. Leiserson, R. Rivest, and C. Stein, Introduction to Algorithms, second ed., chapter 22, MIT Press, 2001.
[5] R. Holt, “Some Deadlock Properties of Computer Systems,” ACM Computing Surveys, vol. 4, no. 3, pp. 179-196, 1972.
[6] IBM, Cell Broadband Engine, http://www.research.ibm.comcell, Mar. 2008.
[7] IBM Tokyo Research Lab, Embedded Systems, http://www. research.ibm.com/trl/projects embedded_e.htm, Mar. 2008.
[8] K. Itoh, VLSI Memory Chip Design. Springer, 2001.
[9] J. Kim, “Algorithmic Approach on Deadlock Detection for Enhanced Parallelism in Multiprocessing Systems,” Proc. Second AIZU Int'l Symp. Parallel Algorithms/Architecture Synthesis (PAS '97), pp. 233-238, 1997.
[10] J. Kim and K. Koh, “An O(1) Time Deadlock Detection Scheme in Single Unit and Single Request Multiprocess System,” Proc. IEEE Region 10 Conf. (TENCON '91), pp. 219-223, 1991.
[11] J. Lee and V. Mooney, “An O(min(m, n)) Parallel Deadlock Detection Algorithm,” ACM Trans. Design Automation of Electronic Systems, vol. 10, no. 3, pp. 573-586, 2005.
[12] T. Leibfried, “A Deadlock Detection and Recovery Algorithm Using the Formalism of a Directed Graph Matrix,” Operating Systems Rev., vol. 23, no. 2, pp. 45-55, 1989.
[13] Mentor Graphics, ASIC Design Kit, http://www.mentor.com/company_ed/asicindex.cfm , Mar. 2008.
[14] Mentor Graphics, Hardware/Software Co-Verification: Seamless, http://www.mentor.comseamless, Mar. 2008.
[15] G. Moore, “Cramming More Components onto Integrated Circuits,” Electronics, vol. 38, no. 8, pp. 114-117, 1965.
[16] MPC755 RISC Microprocessor Hardware Specifications, http://www.freescale.com/files/32bit/doc/ data_sheetMPC755EC.pdf, 2006.
[17] P. Shiu, Y. Tan, and V. Mooney, “A Novel Parallel Deadlock Detection Algorithm and Architecture,” Proc. Int'l Conf. Hardware Software Codesign (CODES '01), pp. 73-78, 2001.
[18] A. Shoshani and E. Coffman, “Prevention, Detection and Recover from Deadlock in Multiprocess, Multiple Resource Systems,” Technical Report 80, Princeton Univ., 1969.
[19] A. Silberschatz and P. Galvin, Operating System Concepts. John Wiley & Sons, 1999.
[20] D. Sun, D. Blough, and V. Mooney, “Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications,” Technical Report GIT-CC-02-19, College of Computing, Georgia Tech, 2002.
[21] Taiwan Semiconductor Manufacturing, http:/www.tsmc.com/, Mar. 2008.
[22] X. Xiao and J. Lee, “An O(min(m, n)) Parallel Deadlock Detection Algorithm and Hardware for Multi-Unit Resource Systems,” Technical Report TR-ECE-07-02, Electrical and Computer Engineering, Indiana Univ.-Purdue Univ. Indianapolis, 2007.
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool