This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Traffic Scheduling Solutions with QoS Support for an Input-Buffered MultiMedia Router
November 2005 (vol. 16 no. 11)
pp. 1009-1021

Abstract—Quality of Service (QoS) support in local and cluster area environments has become an issue of great interest in recent years. Most current high-performance interconnection solutions for these environments have been designed to enhance conventional best-effort traffic performance, but are not well-suited to the special requirements of the new multimedia applications. The MultiMedia Router (MMR) aims at offering hardware-based QoS support within a compact interconnection component. One of the key elements in the MMR architecture are the algorithms used in traffic scheduling. These algorithms are responsible for the order in which information is forwarded through the internal switch. Thus, they are closely related to the QoS-provisioning mechanisms. In this paper, several traffic scheduling algorithms developed for the MMR architecture are described. Their general organization is motivated by chances for parallelization and pipelining, while providing the necessary support both to multimedia flows and to best-effort traffic. Performance evaluation results show that the QoS requirements of different connections are met, in spite of the presence of best-effort traffic, while achieving high link utilizations.

[1] J.F. Kurose and K.W. Ross, Computer Networking: A Top-Down Approach Featuring the Internet. Addison-Wesley, 2000.
[2] N. Boden et al., “Myrinet: A Gigabit per Second LAN,” IEEE Micro, Feb. 1995.
[3] C.B. Stunkel et al., “The SP-2 High-Performance Switch,” IBM Systems J.: Scalable Parallel Computing, vol. 34, no. 2, 1995.
[4] Myricom, Inc., Guide to Myrinet-2000 Switches and Switch Networks, Aug. 2001.
[5] W.D. Weber et al., “The Mercury Interconnect Architecture: A Cost-Effective Infrastructure for High-Performance Servers,” Proc. 24th Int'l Symp. Computer Architecture, 1997.
[6] F. Petrini et al., “The Quadrics Network: High-Performance Clustering Technology,” IEEE Micro, Jan./Feb. 2002.
[7] R. Froom, M. Flannagan, and K. Turek, “Cisco Catalyst QoS: Quality of Service in Campus Networks,” Exploring QoS in Catalyst, Cisco Press, 2003.
[8] A. Pandey and H.M. Alnuweri, “Quality of Service Support over Switched Ethernet,” Proc. IEEE Pacific Rim Conf. Comm., Computers, and Signal Processing, 1999.
[9] M. Karlsson and P. Stenstrom, “Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers,” Proc. Second IEEE Symp. High-Performance Computer Architecture (HPCA '96), 1996.
[10] Top 500 Supercomputer Sites, http:/www.top500.org/, Nov. 2003.
[11] G. Pfister, “High Performance Mass Storage and Parallel I/O,” An Introduction to the InfiniBand Architecture, chapter 42, IEEE Press and Wiley Press, 2001.
[12] Arapahoe Working Group, Advanced Switching Core Architecture Specification, version 1.0, Dec. 2003.
[13] J. Duato, S. Yalamanchili, M.B. Caminero, D. Love, and F.J. Quiles, “MMR: A High-Performance Multimedia Router-Architecture and Design Trade-Offs,” Proc. Int'l Symp. High Performance Computer Architecture (HPCA-5), 1999.
[14] Y. Tamir and H.C. Chi, “Symmetric Crossbar Arbiters for VLSI Communication Switches,” IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 1, Jan. 1993.
[15] N. McKeown, “iSLIP: A Scheduling Algorithm for Input-Queued Switches,” IEEE Trans. Networking, vol. 7, no. 2, 1999.
[16] I. Stoica and H. Zhang, “Exact Emulation of an Output Queuing Switch by a Combined Input and Output Queuing Switch,” Proc. IEEE/IFIP Int'l Workshop QoS (IWQoS '98), May 1998.
[17] S.T. Chuang, A. Goel, N. McKeown, and B. Prabhakar, “Matching Output Queuing with a Combined Input Output Queued Switch,” IEEE J. Selected Areas in Comm., vol. 17, no. 6, June 1999.
[18] P.T. Gaughan and S. Yalamanchili, “A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks,” IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 5, May 1995.
[19] P. Kermani and L. Kleinrock, “Virtual Cut-Through: A New Computer Communication Switching Technique,” Computer Networks, vol. 3, 1979.
[20] M. Katevenis et al., “ATLAS I: A Single-Chip ATM Switch for NOWs,” Proc. Workshop Comm. and Architectural Support for Network-Based Parallel Computing, 1997.
[21] M.B. Caminero, C. Carrión, F.J. Quiles, J. Duato, and S. Yalamanchili, “MMR: A MultiMedia Router Architecture to Support Integrated Workloads,” Technical Report DIAB-02-02-28, Computer Science Dept., Univ. Castilla-La Mancha, 2002.
[22] M.J. Karol, M.G. Hluchyj, and S.P. Morgan, “Input versus Output Queuing on a Space Division Packet Switch,” IEEE Trans. Comm., Dec. 1987.
[23] P.T. Gaughan and S. Yalamanchili, “Adaptive Routing Protocols for Hypercube Interconnection Networks,” Computer, May 1993.
[24] F. Silla and J. Duato, “Improving the Efficiency of Adaptive Routing in Networks with Irregular Topology,” Proc. Conf. High Performance Computing (HiPC), 1997.
[25] D. Stiliadis, “Traffic Scheduling in Packet-Switched Networks: Analysis, Design and Implementation,” PhD thesis, Univ. of California at Santa Cruz, 1996.
[26] D. Garcia and D. Watson, “Servernet II,” Proc. Workshop Parallel Computer Routing and Comm., June 1997.
[27] L. Zhang, “Virtual Clock: A New Traffic Control Algorithm for Packet Switching Networks,” ACM Trans. Computer Systems, May 1991.
[28] A. Demers, S. Keshav, and S. Shenker, “Analysis and Simulation of a Fair Queuing Algorithm,” Proc. ACM SIGCOMM, 1989.
[29] “Generic Coding of Moving Pictures and Associated Audio,” Rec. H.262. Draft Int'l Standard ISO/IEC 13818-2, 1994.
[30] D. Love, S. Yalamanchili, J. Duato, M.B. Caminero, and F.J. Quiles, “Switch Scheduling in the Multimedia Router (MMR),” Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS), 2000.
[31] M.B. Caminero, C. Carrión, F.J. Quiles, J. Duato, and S. Yalamanchili, “A Cost-Effective Hardware Link Scheduling Algorithm for the Multimedia Router (MMR),” Proc. Int'l Conf. Networking (ICN '01), 2001.
[32] M.B. Caminero, C. Carrión, F.J. Quiles, J. Duato, and S. Yalamanchili, “Traffic Scheduling Solutions with QoS Support for an Input-Buffered MultiMedia Router,” Technical Report DIAB-03-02-34, Computer Science Dept., Univ. of Castilla-La Mancha, 2003.
[33] M.B. Caminero, “Design of a Router Oriented to Multimedia Traffic in LAN Environments,” PhD thesis, Univ. of Castilla-La Mancha, 2002.
[34] P. Barford and M. Crovella, “Generating Representative Web Workloads for Network and Server Performance Evaluation,” Proc. ACM Joint Int'l Conf. Measurement and Modeling of Computer Systems (SIGMETRICS '98), 1998.
[35] K.H. Yum, A. Vaidya, C.R. Das, and A. Sivasubramanian, “Investigating QoS Support for Traffic Mixes with the MediaWorm Router,” Proc. Conf. High-Performance Computer Architecture (HPCA-6), 2000.
[36] M. Schwartz and D. Beaumont, “Quality of Service Requirements for Audio-Visual Multimedia Services,” Technical Report ATM94-0640, ATM Forum, 1994.
[37] A. Mekkittikul, “Scheduling Non-Uniform Traffic in High Speed Packet Switches and Routers,” PhD thesis, Stanford Univ., 1998.
[38] T.E. Anderson et al., “High Speed Switch Scheduling for Local Area Networks,” ACM Trans. Computer Systems, 1993.

Index Terms:
LANs, cluster networks, link/switch scheduling, Quality of Service (QoS), switch architecture.
Citation:
Blanca Caminero, Carmen Carri?, Francisco J. Quiles, Jos? Duato, Sudhakar Yalamanchili, "Traffic Scheduling Solutions with QoS Support for an Input-Buffered MultiMedia Router," IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 11, pp. 1009-1021, Nov. 2005, doi:10.1109/TPDS.2005.140
Usage of this product signifies your acceptance of the Terms of Use.