|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Dakai Zhu, Rami Melhem, Bruce R. Childers, "Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems," IEEE Transactions on Parallel and Distributed Systems, vol. 14, no. 7, pp. 686-700, July, 2003. | |||
| BibTex | x | ||
| @article{ 10.1109/TPDS.2003.1214320, author = {Dakai Zhu and Rami Melhem and Bruce R. Childers}, title = {Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {14}, number = {7}, issn = {1045-9219}, year = {2003}, pages = {686-700}, doi = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2003.1214320}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Parallel and Distributed Systems TI - Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems IS - 7 SN - 1045-9219 SP686 EP700 EPD - 686-700 A1 - Dakai Zhu, A1 - Rami Melhem, A1 - Bruce R. Childers, PY - 2003 KW - Real-time systems KW - multiprocessor KW - scheduling KW - slack sharing. VL - 14 JA - IEEE Transactions on Parallel and Distributed Systems ER - | |||
Abstract—The high power consumption of modern processors becomes a major concern because it leads to decreased mission duration (for battery-operated systems), increased heat dissipation, and decreased reliability. While many techniques have been proposed to reduce power consumption for uniprocessor systems, there has been considerably less work on multiprocessor systems. In this paper, based on the concept of
[1] N. AbouGhazaleh, D. Mossé, B. Childers, and R. Melhem, Toward the Placement of Power Management Points in Real Time Applications Proc. Workshop Compilers and Operating Systems for Low Power, 2001.
[2] H. Aydin, R. Melhem, D. Mossé, and P. Mejia-Alvarez, Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems Proc. 22nd IEEE Real-Time Systems Symp., Dec. 2001.
[3] S.K. Baruah, N.K. Cohen, C.G. Plaxton, and D.A. Varel, Proportionate Progress: A Notion of Fairness in Resource Allocation Algorithmica, vol. 15, no. 6, pp. 600-625, 1996.
[4] T.D. Burd and R.W. Brodersen, Energy Efficient CMOS Microprocessor Design Proc. 28th Hawaii Int'l Conf. System Sciences, Jan. 1995.
[5] T.D. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, A Dynamic Voltage Scaled Microprocessor System IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, 2000.
[6] A. Chandrakasan, V. Gutnik, and T. Xanthopoulos, Data Driven Signal Processing: An Approach for Energy Efficient Computing Proc. Int'l Symp. Low-Power Electronic Devices, 1996.
[7] A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, Apr. 1992, pp. 473-484.
[8] K.D. Cooper, P.J. Schielke, and D. Subramanian, An Experimental Evaluation of List Scheduling technical report, Dept. of Computer Science, Rice Univ., Sept. 1998.
[9] M. Cosnard and D. Trystram, Parallel Algorithms and Architectures. Int'l Thomson Computer Press, 1995.
[10] M.L. Dertouzos and A.K. Mok, Multiprocessor On-Line Scheduling of Hard-Real-Time Tasks IEEE Trans. Software Eng., vol. 15, no. 12, pp. 1497-1505, 1989.
[11] R. Ernst and W. Ye, Embedded Program Timing Analysis Based on Path Clustering and Architecture Classification Proc. Int'l Conf. Computer-Aided Design (ICCAD '97) pp. 598-604, 1997.
[12] K.L. Gong and L.A. Rowe, Parallel MPEG-1 Video Encoding Proc. Picture Coding Symp., Sept. 1994.
[13] F. Gruian, System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors Proc. Workshop Power-Aware Computing Systems, Nov. 2000.
[14] C.H. Hsu, U. Kremer, and M. Hsiao, Compiler-Directed Dynamic Frequency and Voltage Scheduling Proc. Workshop Power-Aware Computing Systems, Nov. 2000.
[15] http:/www.microprocessor.sscc.ru, 2003.
[16] http:/www.transmeta.com, 2003.
[17] T. Ishihara and H. Yauura, Voltage Scheduling Problem for Dynamically Variable Voltage Processors Proc. Int'l Symp. Low Power Electronics and Design, pp. 197-202, Aug. 1998.
[18] C. Krishna and Y. Lee, Voltage Clock Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems Proc. Sixth IEEE Real-Time Technology and Applications Symp. (RTAS '00), May 2000.
[19] F. Liberato, S. Lauzac, R. Melhem, and D. Mossé, Fault-Tolerant Real-Time Global Scheduling on Multiprocessors Proc. 10th IEEE Euromicro Workshop Real-Time Systems, June 1999.
[20] D. Mossé, H. Aydin, B. Childers, and R. Melhem, Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications Proc. Workshop Compiler and OS for Low Power, Oct. 2000.
[21] W. Namgoang, M. Yu, and T. Meg, A High Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator Proc. IEEE Int'l Solid-State Circuits Conf., pp. 380-391, 1997.
[22] P. Pillai and K.G. Shin, Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems Proc. 18th ACM Symp. Operating Systems Principles, Oct. 2001.
[23] J.A. Ratches, C.P. Walters, R.G. Buser, and B.D. Guenther, “Aided and Automatic Target Recognition Based upon Sensory Inputs from Image Forming Systems,” IEEE Trans. Pattern Analysis and Machine Intelligence, vol. 19, no. 9, pp. 1004-1019, Sept. 1997.
[24] P.M. Shriver, M.B. Gokhale, S.D. Briles, D. Kang, M. Cai, K. McCabe, S.P. Crago, and J. Suh, A Power-Aware, Satellite-Based Parallel Signal Processing Scheme. chapter 13, Power Aware Computing, Plenum/Kluwer Publishers, pp. 243-259, 2002.
[25] P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins, Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs IEEE Design and Test of Computers, vol. 18, no. 5, pp. 46-58, Sept./Oct. 2001.
[26] F. Yao, A. Demers, and S. Shenker, A Scheduling Model for Reduced CPU Energy Proc. IEEE Ann. Foundations of Computer Science, pp. 374-382, 1995.

