Issue No.07 - July (2003 vol.14)
Neungsoo Park , IEEE
Viktor K. Prasanna , IEEE
<p><b>Abstract</b>—Recently, several experimental studies have been conducted on block data layout in conjunction with tiling as a data transformation technique to improve cache performance. In this paper, we analyze cache and TLB performance of such alternate layouts (including block data layout and Morton layout) when used in conjunction with tiling. We derive a tight lower bound on TLB performance for standard matrix access patterns, and show that block data layout and Morton layout achieve this bound. To improve cache performance, block data layout is used in concert with tiling. Based on the cache and TLB performance analysis, we propose a data block size selection algorithm that finds a tight range for optimal block size. To validate our analysis, we conducted simulations and experiments using tiled matrix multiplication, LU decomposition, and Cholesky factorization. For matrix multiplication, simulation results using UltraSparc II parameters show that tiling and block data layout with a block size given by our block size selection algorithm, reduces up to 93 percent of TLB misses compared with other techniques (copying, padding, etc.). The total miss cost is reduced considerably. Experiments on several platforms (UltraSparc II and III, Alpha, and Pentium III) show that tiling with block data layout achieves up to 50 percent performance improvement over other techniques that use conventional layouts. Morton layout is also analyzed and compared with block data layout. Experimental results show that matrix multiplication using block data layout is up to 15 percent faster than that using Morton data layout.</p>
Block data layout, tiling, TLB misses, cache misses, memory hierarchy.
Neungsoo Park, Bo Hong, Viktor K. Prasanna, "Tiling, Block Data Layout, and Memory Hierarchy Performance", IEEE Transactions on Parallel & Distributed Systems, vol.14, no. 7, pp. 640-654, July 2003, doi:10.1109/TPDS.2003.1214317