Issue No.12 - December (2002 vol.13)
<p><b>Abstract</b>—This paper introduces queuing network models for the performance analysis of SPMD applications executed on general-purpose parallel architectures such as MIMD and clusters of workstations. The models are based on the pattern of computation, communication, and I/O operations of typical parallel applications. Analysis of the models leads to the definition of speedup surfaces which capture the relative influence of processors and I/O parallelism and show the effects of different hardware and software components on the performance. Since the parameters of the models correspond to measurable program and hardware characteristics, the models can be used to anticipate the performance behavior of a parallel application as a function of the target architecture (i.e., number of processors, number of disks, I/O topology, etc).</p>
Single program multiple data (SPMD), multiple instruction multiple data (MIMD), performance model, queuing network model, fork-join queues, mean value analysis (MVA), parallel I/O, synchronization overhead, speedup surface.
Paolo Cremonesi, "Integrated Performance Models for SPMD Applications and MIMD Architectures", IEEE Transactions on Parallel & Distributed Systems, vol.13, no. 12, pp. 1320-1332, December 2002, doi:10.1109/TPDS.2002.1158268