This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
MediaWorm: A QoS Capable Router Architecture for Clusters
December 2002 (vol. 13 no. 12)
pp. 1261-1274

Abstract—With the increasing use of clusters in real-time applications, it has become essential to design high-performance networks with Quality-of-Service (QoS) guarantees. In this paper, we explore the feasibility of providing QoS in wormhole switched routers, which are widely used in designing scalable, high-performance cluster interconnects. In particular, we are interested in supporting multimedia video streams with CBR and VBR traffic, in addition to the conventional best-effort traffic. The proposed MediaWorm router uses a rate-based bandwidth allocation mechanism, called Fine-Grained VirtualClock (FGVC), to schedule network resources for different traffic classes. Our simulation results on an 8-port router indicate that it is possible to provide jitter-free delivery to VBR/CBR traffic up to an input load of 70-80 percent of link bandwidth and the presence of best-effort traffic has no adverse effect on real-time traffic. Although the MediaWorm router shows a slightly lower performance than a pipelined circuit switched (PCS) router, commercial success of wormhole switching, coupled with simpler and cheaper design, makes it an attractive alternative. Simulation of a (\big. 2 \times 2\bigr.) fat-mesh using this router shows performance comparable to that of a single switch and suggests that clusters designed with appropriate bandwidth balance between links can provide required performance for different types of traffic.

[1] J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach. IEEE CS Press, 1997.
[2] W.J. Dally, “Virtual-Channel Flow Control,” IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, May 1992.
[3] M. Galles, “Scalable Pipelined Interconnect for Distributed EndpointRouting: The SGI SPIDER Chip,” Performance Interconnects (Hot Interconnects), pp. 141-146, Aug. 1996.
[4] S.L. Scott and G.M. Thorson, “Optimized Routing in the Cray T3D,” Proc. Parallel Computer Routing and Comm. Workshop (PCRCW), pp. 281-294, May 1994.
[5] S.L. Scott and G.M. Thorson, “The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,” Proc. Symp. High Performance Interconnects (Hot Interconnects), pp. 147-156, Aug. 1996.
[6] J. Carbonaro and F. Verhoorn, “Cavallino: The Teraflops Router and NIC,” Proc. Symp. High Performance Interconnects (Hot Interconnects), pp. 157-160, Aug. 1996.
[7] M.D. May, “The Next Generation Transputers and Beyond,” Proc. Second European Distrinuted Memory Conf., pp. 7-22, Apr. 1991.
[8] C.B. Stunkel, D.G. Shea, B. Abali, M.G. Atkins, C.A. Bender, D.G. Grice, P. Hochschild, D.J. Joseph, B.J. Nathanson, R.A. Swetz, R.F. Stucke, M. Tsao, and P.R. Varker, “The SP2 High-Performance Switch,” IBM Systems J., vol. 34, no. 2, pp. 185-204, 1995.
[9] N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J.N. Seizovic, and W.-K. Su, “Myrinet: A Gigabit-Per-Second Local Area Network,” IEEE Micro, vol. 15, no. 1, pp. 29-36, Feb. 1995.
[10] D. Garcia and W. Watson, “Servernet II,” Proc. 1997 Parallel Computing, Routing, and Comm. Workshop (PCRCW '97), June 1997.
[11] J.H. Kim and A.A. Chien, “Rotating Combined Queueing (RCQ): Bandwidth and Latency Gurantees in Low-Cost, High-Performance Networks,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 226-236, May 1996.
[12] W.J. Dally and C.L. Seitz, “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
[13] P. Kermani and L. Kleinrock, “Virtual Cut-Through: A New Computer Communication Switching Technique,” Computer Networks, vol. 3, no. 4, pp. 267-286, Sept. 1979.
[14] J. Duato, S. Yalamanchili, M.B. Caminero, D. Love, and F.J. Quiles, “MMR: A High-Performance Multimedia Router-Architecture and Design-Tradeoffs,” Proc. IEEE Int'l Symp. High-Performance Computer Architecture (HPCA), pp. 300-309, Jan. 1999.
[15] H. Eberle and E. Oertli, “Switcherland: A QoS Communication Architecture for Workstation Clusters,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 98-108, June 1998.
[16] M.B. Caminero, F.J. Quiles, J. Duato, D. Love, and S. Yalamanchili, “Performance Evaluation of the Multimedia Router with MPEG-2 Video Traffic,” Proc. Third Int'l Workshop Comm., Architecture and Applications on Network Based Parallel Computing (CANPC '99), pp. 62-76, Jan. 1999.
[17] J.H. Kim, “Bandwidth and Latency Guarantees in Low-Cost,High-Performance Networks,” PhD thesis, Dept. of Electrical Eng., Univ. of Illinois at Urbana-Champaign, 1997.
[18] J. Rexford, J. Hall, and K.G. Shin, “A Router Architecture for Real-Time Point-to-Point Networks,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 237-246, May 1996.
[19] J.-P. Li and M. Mutka, “Priority Based Real-Time Communication for Large Scale Wormhole Networks,” Proc. Int'l Parallel Processing Symp., pp. 433-438, May 1994.
[20] M. Gerla, B. Kannan, B. Kwan, P. Palnati, S. Walton, E. Leonardi, and F. Neri, “Quality of Service Support in High-Speed Wormhole Routing Networks,” Proc. 1996 Int'l Conf. Network Protocols, pp. 40-47, Oct. 1996.
[21] K. Connelly and A.A. Chien, “FM-QoS: Real-Time Communication Using Self-Synchronizing Schedules,” Proc. Supercomputing Conf., Nov. 1997.
[22] H. Song, B. Kwon, and H. Yoon, “Throttle and Preempt: A New Flow Control for Real-Time Comm. in Wormhole Networks,” Proc. Int'l Conf. Parallel Processing (ICPP), pp. 198-202, Aug. 1997.
[23] P.T. Gaughan and S. Yalamanchili, “A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks,” IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 5, pp. 482-497, May 1995.
[24] L. Zhang, “VirtualClock: A New Traffic Control Algorithm for Packet-Switched Networks,” ACM Trans. Computer Systems, vol. 9, no. 2, pp. 101-124, May 1991.
[25] W.J. Dally, L.R. Dennison, D. Harris, K. Kan, and T. Xanthopoulos, “Arhitecture and Implementation of the Reliable Router,” Proc. Symp. High Performance Interconnects (Hot Interconnects), Aug. 1994.
[26] S. Konstantinidou and L. Snyder, “The Chaos Router,” IEEE Trans. Computers, vol. 43, no. 12, pp. 1386-1397, Dec. 1994.
[27] W.-D. Weber, S. Gold, P. Helland, T. Shimizu, T. Wicki, and W. Wilcke, “The Mercury Interconnect Architecture: A Cost-Effective Infrastructure for High-Performance Servers,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 98-107, 1997.
[28] A.G. Nowatzyk, M.C. Browne, E.J. Kelly, and M. Parkin, “S-Connect: From Network of Workstations to Supercomputer Performance,” Proc. Int'l Symp. Computer Architecture (ISCA), June 1995.
[29] F. Chong, H. Minsky, A. DeHon, M. Becker, S. Peretz, and E. Egozy, “METRO: A Router Architecture for High-Performance, Short-Haul Routing Networks,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 266-277, 1994.
[30] J.D. Allen, P.T. Gaughan, D.E. Schimmel, and S. Yalamanchili, “AriadneAn Adaptive Router for Fault-Tolerant Multicomputers,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 278-288, 1994.
[31] K.G. Shin and S.W. Daniel, “Analysis and Implementation of Hybrid Switching,” Proc. Int'l Symp. Computer Architecture (ISCA), pp. 211-219, 1995.
[32] A.A. Chien and J.H. Kim, “Approaches to Quality of Service in High-Performance Networks,” Proc. Parallel Computer Routing and Comm. Workshop, July 1997.
[33] S. Balakrishnan and F. Özgüner, “A Priority-Based Flow Control Mechanism to Support Real-Time Traffic in Pipelined Direct Networks,” Proc. Int'l Conf. Parallel Processing (ICPP), pp. 120-127, Aug. 1996.
[34] B. Kim, J. Kim, S. Hong, and S. Lee, “A Real-Time Communication Method for Wormhole Switching Networks,” Proc. Int'l Conf. Parallel Processing (ICPP), pp. 527-534, Aug. 1998.
[35] A.S. Vaidya, C.R. Das, and A. Sivasubramaniam, “A Testbed for Evaluation of Fault-Tolerant Routing inMultiprocessor Interconnection Networks,” IEEE Trans. Parallel and Distributed Systems, vol. 10, no. 10, pp. 1052-1066, Oct. 1999.
[36] A.S. Vaidya, A. Sivasubramaniam, and C.R. Das, “LAPSES: A Recipe for High PerformanceAdaptive Router Design,” Proc. IEEE Int'l Symp. High-Performance Computer Architecture (HPCA), pp. 236-243, Jan. 1999.
[37] L.-S. Peh and W.J. Dally, “A Delay Model for Router Micro-architectures,” Proc. Symp. High Performance Interconnects (Hot Interconnects), Aug. 2000.
[38] A. Demers, S. Keshav, and S. Shenker, “Analysis and Simulation of a Fair Queueing Algorithm,” J. Internetworking Research and Experience, pp. 3-26, Oct. 1990.
[39] A.K. Parekh and R.G. Gallager, “A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single-Node Case,” IEEE/ACM Trans. Networking, vol. 1, no. 4, pp. 344-357, June 1993.
[40] S.J. Golestani, “A Self-Clocked Fair Queueing Scheme for Broadband Applications,” Proc. IEEE INFOCOM, pp. 636-646, 1994.
[41] D. Stiliadis and A. Varma, “Efficient Fair Queueing Algorithms for Packet-Switched Networks,” IEEE/ACM Trans. Networking, vol. 6, no. 2, pp. 175-185, April 1998.
[42] M. Katevenis, S. Sidiropoulos, and C. Courcoubetis, “Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip,” IEEE J. Selected Areas in Comm., vol. 9, no. 8, pp. 1265-1279, October 1991.
[43] M. Shreedhar and G. Varghese, “Efficient Fair Queueing Using Deficit Round Robin,” Proc. ACM SIGCOMM Conf. Applications, Technologies, Architectures, and Protocols for Computer Comm., pp. 231-242, Sept. 1995.
[44] C. Kalmanek, H. Kanakia, and S. Keshav, “Rate Controlled Servers for Very High-Speed Networks,” Proc. IEEE Global Telecomm. Conf., pp. 300.3.1-300.3.9, Dec. 1990.
[45] D. Stiliadis and A. Varma, “Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms,” IEEE/ACM Trans. Networking, vol. 6, no. 2, pp. 611-623, Apr. 1998.
[46] R.W. Horst, “TNet: A Reliable System Area Network,” IEEE Micro, pp. 37-45, Feb. 1995.

Index Terms:
Cluster network, Quality-of-Service, rate-based scheduling, router architecture, VirtualClock, wormhole router.
Citation:
Ki Hwan Yum, Eun Jung Kim, Chita R. Das, Aniruddha S. Vaidya, "MediaWorm: A QoS Capable Router Architecture for Clusters," IEEE Transactions on Parallel and Distributed Systems, vol. 13, no. 12, pp. 1261-1274, Dec. 2002, doi:10.1109/TPDS.2002.1158264
Usage of this product signifies your acceptance of the Terms of Use.