This Article 
 Bibliographic References 
 Add to: 
Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor
January 1997 (vol. 8 no. 1)
pp. 82-95

Abstract—A Multistage Bus Network (MBN) is proposed in this paper to overcome some of the shortcomings of the conventional multistage interconnection networks (MINs), single bus, and hierarchical bus interconnection networks. The MBN consists of multiple stages of buses connected in a manner similar to the MINs and has the same bandwidth at each stage. A switch in an MBN is similar to that in a MIN switch except that there is a single bus connection instead of a crossbar. MBNs support bidirectional routing and there exists a number of paths between any source and destination pair. In this paper, we develop self routing techniques for the various paths, present an algorithm to route a request along the path with minimum distance, and analyze the probabilities of a packet taking different routes. Further, we derive a performance analysis of a synchronous packet-switched MBN in a distributed shared memory environment and compare the results with those of an equivalent bidirectional MIN (BMIN). Finally, we present the execution time of various applications on the MBN and the BMIN through an execution-driven simulation. We show that the MBN provides similar performance to a BMIN while offering simplicity in hardware and more fault-tolerance than a conventional MIN.

[1] A.W. Wilson, "Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors," Proc. 14th Ann. Int'l. Symp. Computer Architecture, pp. 244-252, 1987.
[2] "KSR1 Technical Summary," Kendall Square Research Corp., 1992.
[3] BBN Laboratories Inc., "Butterfly Parallel Processor Overview, Version 1," Dec. 1985.
[4] C.B. Stunkel et al., “The SP1 High-Performance Switch,” Proc. Scalable High-Performance Computing Conf., CS Press, May 1994, pp. 150-157.
[5] C.E. Leiserson,Z.S. Abuhamdeh,D.C. Douglas,C.R. Feynman,M.N. Ganmuki,J.V. Hill,W.D. Hillis,B.C. Kuszmaul,M.A. St. Pierre,D.S. Wells,M.C. Wong,S.-W. Yang,, and R. Zak,“The network architecture of the connection machine CM-5,” Proc. Fourth Ann. Symp. Parallel Algorithms and Architectures, ACM, pp. 272-285, June 1992.
[6] L.N. Bhuyan and D.P. Agrawal, "Design and Performance of Generalized Interconnection Networks," IEEE Trans. Computers, vol. 32, pp. 1,081-1,090, Dec. 1983.
[7] L.N. Bhuyan and A.K. Nanda, "Multistage Bus Network (MBN): An Interconnection Network for Cache Coherent Multiprocessors," Proc. Third IEEE Symp. Parallel and Distributed Processing, Dec. 1991.
[8] L.N. Bhuyan, A.K. Nanda, and T. Askar, "Performance and Reliability of the Multistage Bus Network," Proc. 1994 Int'l Conf. Parallel Processing, pp. 26-33.
[9] H. Xu, Y.-D. Gui, and L.M. Ni, "Optimal Software Multicast in Wormhole-Routed Multistage Networks," Proc. Supercomputing Conf., pp. 703-712, 1994.
[10] E.A. Brewer, C.N. Dellarocas, A. Colbrook, and W.E. Weihl, "PROTEUS: A High-Performance Parallel Architecture Simulator," technical report, Massachusetts Inst. of Tech nology, Sept. 1992.
[11] H. Suzuki et al., "Output-Buffer Switch Architecture for Asynchronous Transfer Mode," Int'l J. Digital and Analog Cabled Systems, vol. 2, pp. 269-276, 1989.
[12] C.P. Kruskal and M. Snir, "The Performance of Multistage Interconnection Networks for Multiprocessors," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,091-1,098, Dec. 1983.
[13] J. Ding and L. Bhuyan,“Finite buffer analysis of multistage interconnection networks,” IEEE Trans. Computers, vol. 43, no. 2, pp. 243-246, Feb. 1994.
[14] L. Kleinrock, Queueing Systems Volume 1: Theory.New York: Wiley-Interscience, 1975.
[15] L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, vol. 27, no. 12, pp. 1,112-1,118, Dec. 1978.
[16] R. Iyer, "Distributed Shared Memory Multiprocessors Using Multistage Bus Networks," MS Thesis, Texas A&M Univ., Dept. of Computer Science, 1996
[17] A. Kumar and L.N. Bhuyan, “Evaluating Virtual Channels for Cache Coherent Shared Memory Multiprocessors,” ACM Int'l Conf. Supercomputing, May 1996.
[18] J.P. Singh, W.D. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared Memory," Proc. 19th Annual Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., May 1992, pp. 5-14.

Index Terms:
Interconnection network, routing, queuing model, performance analysis, packet-switching, execution-driven simulation.
Laxmi N. Bhuyan, Ravi R. Iyer, Tahsin Askar, Ashwini K. Nanda, Mohan Kumar, "Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor," IEEE Transactions on Parallel and Distributed Systems, vol. 8, no. 1, pp. 82-95, Jan. 1997, doi:10.1109/71.569657
Usage of this product signifies your acceptance of the Terms of Use.