Issue No.12 - December (1996 vol.7)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/71.553272
<p><b>Abstract</b>—Compiler-parallelized applications are increasing in importance as moderate-scale multiprocessors become common. This paper evaluates how features of advanced memory systems (e.g., longer cache lines) impact memory system behavior for applications amenable to compiler parallelization. Using <it>full-sized</it> input data sets and applications taken from standard benchmark suites, we measure statistics such as speedups, synchronization and load imbalance, causes of cache misses, cache line utilization, data traffic, and memory costs.</p><p>This exploration allows us to draw several conclusions. First, we find that larger granularity parallelism often correlates with good memory system behavior, good overall performance, and high speedup in these applications. Second, we show that when long (512 byte) cache lines are used, many of these applications suffer from false sharing and low cache line utilization. Third, we identify some of the common artifacts in compiler-parallelized codes that can lead to false sharing or other types of poor memory system performance, and we suggest methods for improving them. Overall, this study offers both an important snapshot of the behavior of applications compiled by state-of-the-art compilers, as well as an increased understanding of the interplay between cache line size, program granularity, and memory performance in moderate- scale multiprocessors.</p>
Parallelizing compilers, memory hierarchies, shared-memory multiprocessors, cache performance, false and true sharing, parallelism granularity.
Margaret Martonosi, Chau-Wen Tseng, Evan Torrie, "Characterizing the Memory Behavior of Compiler-Parallelized Applications", IEEE Transactions on Parallel & Distributed Systems, vol.7, no. 12, pp. 1224-1237, December 1996, doi:10.1109/71.553272