
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
D.l. Tao, C.r.p. Hartmann, Yunghsing S. (Sam) Han, "New Encoding/Decoding Methods for Designing FaultTolerant Matrix Operations," IEEE Transactions on Parallel and Distributed Systems, vol. 7, no. 9, pp. 931938, September, 1996.  
BibTex  x  
@article{ 10.1109/71.536937, author = {D.l. Tao and C.r.p. Hartmann and Yunghsing S. (Sam) Han}, title = {New Encoding/Decoding Methods for Designing FaultTolerant Matrix Operations}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {7}, number = {9}, issn = {10459219}, year = {1996}, pages = {931938}, doi = {http://doi.ieeecomputersociety.org/10.1109/71.536937}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Parallel and Distributed Systems TI  New Encoding/Decoding Methods for Designing FaultTolerant Matrix Operations IS  9 SN  10459219 SP931 EP938 EPD  931938 A1  D.l. Tao, A1  C.r.p. Hartmann, A1  Yunghsing S. (Sam) Han, PY  1996 KW  Array processors KW  concurrent error detection/correction KW  error detecting/correcting codes KW  fault tolerance KW  multiprocessor systems. VL  7 JA  IEEE Transactions on Parallel and Distributed Systems ER   
Abstract—Algorithmbased fault tolerance (ABFT) can provide a lowcost error protection for array processors and multiprocessor systems. Several ABFT techniques (
[1] C. Anfinson and F.T. Luk, "A Linear Algebraic Model of AlgorithmBased Fault Tolerance," IEEE Trans. Computers, Dec. 1988, pp. 15991604.
[2] P. Banerjee and J.A. Abraham, "Bounds on AlgorithmBased Fault Tolerance in Multiple Processor Systems," IEEE Trans. Computers, Apr. 1986, pp. 296306.
[3] P. Banerjee et al., "An Evaluation of SystemLevel Fault Tolerance on Intel Hypercube Multiprocessor," Proc. FTCS18, pp. 362367, 1988.
[4] D.L. Boley and F.T. Luk, "A Well Conditioned Checksum for Algorithmic Fault Tolerance," Integration, the VLSI J., Elsevier Science Publishers, vol. 12, pp. 2132, 1991.
[5] C.Y. Chen and J.A. Abraham, "Fault Tolerance Systems for the Computation of Eigenvalues and Singular Values," Proc. SPIE, Advanced Algorithms and Architectures for Signal Processing, vol. 696, pp. 222227, 1986.
[6] D. Gu, D.J. Rosenkrantz, and S.S. Ravi, “Design and Analysis of Test Schemes for AlgorithmBased Fault Tolerance,” Proc. 20th IEEE FaultTolerant Computing Symp. (FTCS20), pp. 106113, 1990.
[7] K.H. Huang and J.A. Abraham, "AlgorithmBased FaultTolerance for Matrix Operations," IEEE Trans. Computers, vol. 33, no. 6, pp. 518528, June 1984.
[8] J.Y. Jou and J.A. Abraham, "Fault Tolerant Matrix Arithmetic and Signal Processing on Highly Concurrent Computing Structures," Proc. IEEE, vol. 74, pp. 732741, May 1986.
[9] J.Y. Jou and J.A. Abraham, "Fault Tolerant FFT Networks," IEEE Trans. Computers, Vol. 37, May 1988, pp. 548561.
[10] K.Y. Lin, H. Krishna, and J.B. Wang, "Algebraic Techniques for AlgorithmBased Fault Tolerance in Signal Processing Systems," Proc. 23rd Asilomar Conf.Signals, Systems, and Computers, Oct. 1989.
[11] F.T. Luk, "AlgorithmBased Fault Tolerance for Parallel Matrix Equation Solvers," Proc. SPIE Real Time Signal Processing, vol. 564, pp. 4953, 1985.
[12] F.T. Luk and H. Park, “An Analysis of AlgorithmBased Fault Tolerance Techniques,” J. Parallel and Distributed Computing, vol. 5, pp. 172184, 1988.
[13] F.T. Luk and H. Park, “A Fault Tolerance Matrix Triangularizations on Systolic Arrays,” IEEE Trans. Computers, vol. 37, no. 11, pp. 14341438, Nov. 1988.
[14] V.S.S. Nair and J.A. Abraham, “General Linear Codes for FaultTolerant Matrix Operations on Processor Arrays,” Proc. 18th IEEE FaultTolerant Computing Symp. (FTCS18), pp. 180185, June 1988.
[15] V.S.S. Nair and J.A. Abraham, “Hierarchical Design and Analysis of FaultTolerant Multiprocessor Systems Using Concurrent Error Detection,” Proc. 20th IEEE FaultTolerant Computing Symp. (FTCS20), pp. 130137, 1990.
[16] T.R.N. Rao, Error Coding for Arithmetic Processors.New York: Academic Press, 1974.
[17] A.L.N. Reddy and P. Banerjee, "Algorithm Based Fault Detection for Signal Processing Applications," IEEE Trans. Computers, vol. 39, no. 11, pp. 1,3041,308, Nov. 1990.
[18] D.L. Tao, C.R.P. Hartmann, and Y.S. Chen, "A Novel Concurrent Error Detection Scheme for FFT Networks," Proc. FTCS20, pp. 114121, June 1990.
[19] D.L. Tao and C.R.P. Hartmann, "AlgorithmBased Fault Tolerance for Matrix Operations," CEAS Technical Report 581, Dept. of Electrical Engineering, State University of New York at Stony Brook, Apr. 1990.
[20] B. Vinnakota and N.K. Jha, "A Dependence GraphBased Approach to the Design of AlgorithmBased Fault Tolerant Systems," Proc. Int'l Symp. FaultTolerant Computing, pp. 122129,NewcastleuponTyne, U.K., June 1990.