|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Ashoke Deb, "Multiskewing-A Novel Technique for Optimal Parallel Memory Access," IEEE Transactions on Parallel and Distributed Systems, vol. 7, no. 6, pp. 595-604, June, 1996. | |||
| BibTex | x | ||
| @article{ 10.1109/71.506698, author = {Ashoke Deb}, title = {Multiskewing-A Novel Technique for Optimal Parallel Memory Access}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {7}, number = {6}, issn = {1045-9219}, year = {1996}, pages = {595-604}, doi = {http://doi.ieeecomputersociety.org/10.1109/71.506698}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Parallel and Distributed Systems TI - Multiskewing-A Novel Technique for Optimal Parallel Memory Access IS - 6 SN - 1045-9219 SP595 EP604 EPD - 595-604 A1 - Ashoke Deb, PY - 1996 KW - Interleaved memory KW - pipelined/vector processors KW - matrix computation KW - skewing schemes KW - periodic KW - linear schemes KW - memory bandwidth KW - memory bank conflict KW - conflict-free access. VL - 7 JA - IEEE Transactions on Parallel and Distributed Systems ER - | |||
Abstract—The disparity between the processing speed and the data access rates presents a serious bottleneck in pipelined/vector processors. The memory bank conflict in interleaved system can be alleviated by skewing, for scientific computations performing functions on varieties of submatrices. So far
[1] F. Baskett and A.J. Smith, "Interference in Multiprocessor Computer Systems with Interleaved Memory," Comm. ACM, vol. 19, pp. 327-334, June 1976.
[2] K.E. Batcher, "The Multi-Dimensional Access MEMORY in STARAN," IEEE Trans. Computers, vol. 26, no. , pp. 174-177, Feb. 1977.
[3] D.H. Bailey, "Vector Computer Memory Bank Contention," IEEE Trans. Computers, vol. 36, no. 3, pp. 293-298, Mar. 1987.
[4] P. Budnik and D.J. Kuck, "The Organization and Use of Parallel Memories," IEEE Trans. Computers, vol. 20, no. 12, pp. 1,566-1,569, Dec. 1971.
[5] A. Deb, "A Regular Non-Periodic Skewing Scheme for Optimal Conflict-Free Memory Access," IFIP Congress 80, North-Holland, 1980.
[6] D.H. Lawrie and C.R. Vora, "The Prime Memory System for Array Access," IEEE Trans. Computers, vol. 31, no. 5, pp. 435-442, May 1982.
[7] D.H. Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Trans. Computers, vol. 24, no. 12, pp. 1,145-1,155, Dec 1975.
[8] C.V. Ravi, "On the Bandwidth and Interference in Interleaved Memory System," IEEE Trans. Computers, vol. 21, Aug. 1972.
[9] R.A. Stokes, "Burroughs Scientific Processor," High Speed Computer and Algorithm Organization, Kuck et al., eds. Academic Press, 1977.
[10] H.D. Shapiro, "Theoretical Limitations on the Use of Parallel Memories," PhD thesis, Univ. of Illinois at Urbana-Champaign, Dept. of Computer Science, Technical Report 75-776, Dec. 1975.
[11] G. Tel and H.A.G. Wijshoff, "Hierarchical Parallel Memory Systems and Multiperiodic Skewing Schemes," J. Parallel and Distributed Computing, vol. 7 no. 2, pp. 355-367, Oct. 1989.
[12] H.A.G. Wijshoff and J. Van Leeuwen, "On Linear Skewing Schemes and d-Ordered Vectors," IEEE Trans. Computers, vol. 36, no. 2, pp. 233-239, Feb. 1987.
[13] H.A.G. Wijshoff, Data Organization in Parallel Computers. Kluwer Academic, 1989.

