This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Family of Interconnection Networks for Nonuniform Traffic
May 1996 (vol. 7 no. 5)
pp. 486-492

Abstract—New networks, called GLO networks, are constructed by adding bus-like links to omega networks, providing additional capacity between cells on momentarily busy paths. Equivalent pin-count GLO and omega networks offered uniform and nonuniform traffic were simulated. GLO networks exhibited lower latency for nonuniform traffic and light to moderate uniform traffic.

[1] W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
[2] D.M. Dias and J.R. Jump, "Packet Switching Interconnection Networks for Modular Systems," Computer, vol. 14, no. 12, pp. 43-54, Dec. 1981.
[3] D.M. Dias and J.R. Jump, "Analysis and Simulation of Buffered Delta Networks," IEEE Trans. Computers, vol. 30, no. 4, pp. 273-282, Apr. 1981.
[4] Y. Jenq, "Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network," IEEE J. Selected Areas Comm., vol. 1, no. 6, pp. 1,014-1,021, Dec. 1983.
[5] E.J. Koldinger, S.J. Eggers, and H.M. Levy, "On the Validity of Trace-Driven Simulation for Multiprocessors," ACM Computer Architecture News, vol. 19, no. 3, pp. 244-250, May 1991.
[6] C.P. Kruskal and M. Snir, "The Performance of Multistage Interconnection Networks for Multiprocessors," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,091-1,117, Dec. 1983.
[7] C.P. Kruskal, M. Snir, and A. Weiss, "The Distribution of Waiting Times in Clocked Multistage Interconnection Networks," IEEE Trans. Computers, vol. 37, no. 11, pp. 1,337-1,352, Nov. 1988.
[8] D.H. Lawrie, "Access and Alignment in an Array Processor," IEEE Trans. Computers, vol. 24, no. 12, pp. 1,145-1,155, Dec. 1975.
[9] F.T. Leighton,Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes.San Mateo, Calif.: Morgan Kaufmann, 1992.
[10] H.J. Siegel, W.G. Nation, C.P. Kruskal, and L.M. Napolitano, "Using the Multistage Cube Network Topology in Parallel Supercomputers," Proc. IEEE, vol. 77, no. 12, pp. 1,932-1,953, Dec. 1989.
[11] Y. Tamir and G.L. Frazier, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches," IEEE Trans. Computers, vol. 41, no. 6, pp. 725-737, June 1992.
[12] D. Thiebaut, "Synthetic Traces for Trace-Driven Simulation of Cache Memories," IEEE Trans. Computers, vol. 41, no. 4, pp. 388-410, Apr. 1992.
[13] H. Yoon,K.Y. Lee,, and M.T. Liu,“Performance analysis of multibuffered packet-switching networks in multiprocessor systems,” IEEE Trans. Computers, vol. 39, no. 3, pp. 319-327, Mar. 1990.

Index Terms:
Congestion, interconnection networks, nonuniform traffic, omega networks, simulation.
Citation:
David M. Koppelman, "A Family of Interconnection Networks for Nonuniform Traffic," IEEE Transactions on Parallel and Distributed Systems, vol. 7, no. 5, pp. 486-492, May 1996, doi:10.1109/71.503773
Usage of this product signifies your acceptance of the Terms of Use.