This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Optimal Granularity and Scheme of Parallel Test Generation in a Distributed System
July 1995 (vol. 6 no. 7)
pp. 677-686

Abstract—A Client-Agent-Server model (CAS model) which can decrease the work load of the client by adding agent processors to the Client-Server model (CS model) is proposed and an approach to parallel test generation for logic circuits on the CAS model is presented. Two problems are considered: optimal granularity problem and optimal scheme problem. First, the problem of parallel test generation on the CAS model is formulated to analyze the effect of the granularity (grain size of target faults allocated to processors) in both cases of static and dynamic task allocation (optimal granularity problem). Then the relationship between the number of processors and the total processing time is analyzed (optimal scheme problem). From the analysis, it is shown that the CAS model can reduce the total processing time over the CS model and that there exists an optimal scheme (an optimal pair of numbers of agent processors and server processors) for the CAS model which minimizes the total processing time for a given number of processors. To corroborate the analysis, the proposed parallel test generation algorithm is implemented on a network of more than 100 workstations and experimental results for the ISCAS benchmark circuits are presented. It is shown that the experimental results are very close to the theoretical results which confirms the existence of optimal granularity and optimal scheme which minimizes the total processing time for the CAS model.

[1] O.H. Ibarra and S.K. Sahni,“Polynomially complete fault detection problems,” IEEE Trans. Computers, vol. 24, pp. 242-249, Mar. 1975.
[2] H. Fujiwara and S. Toida,“The complexity of fault detection problems for combinational logic circuits,” IEEE Trans. Computers, vol. 31, pp. 555-560, June 1982.
[3] P. Goel,“An implicit enumeration algorithm to generate tests for combinational logic circuits,” IEEE Trans. Computers, vol. 30, pp. 215-222, Mar. 1981.
[4] H. Fujiwara and T. Shimono,“On the acceleration of test pattern generation algorithms,” IEEE Trans. Computers, vol. 32, pp. 1137-1144, Dec. 1983.
[5] M.H. Schulz and E. Auth,“Advanced automatic test pattern generation and redundancy identification techniques,” Dig. Papers, FTCS-18, pp. 30-35, June 1988.
[6] G.A. Kramer,“Employing massive parallelism in digital ATPG algorithm,” Proc. 1983 Int’l Test Conf., pp. 108-114, 1983.
[7] A. Motohara,K. Nishimura,H. Fujiwara,, and I. Shirakawa,“A parallel scheme for test pattern generation,” Proc. lEEE Int’l Conf. Computer-Aided Design, pp.156-159, 1986.
[8] S.J. Chandra and J.H. Patel,“Test generation in a parallel processing environment,” Proc. IEEE Int’l Conf. Computer Design, pp. 11-14, 1988.
[9] F. Hirose,K. Takayama,, and N. Kawato,“A method to generate tests for combinational logic circuits using an ultra high speed logic simulator,” Proc. 1988 Int’l Test Conf., pp. 102-107, 1988.
[10] H. Fujiwara and T. Inoue,“Optimal granularity of test generation in a distributed system,” IEEE Trans. Computer-Aided Design, vol. 9, no. 8, pp. 885-892, Aug. 1990.
[11] S. Patil and P. Banerjee,“A parallel branch-and-bound algorithm for test generation,” IEEE Trans. Computer-Aided Design, vol. 9, no. 3, pp. 313-322, Mar. 1990.
[12] S. Patil and P. Banerjee,“Performance trade-offs in a parallel test generation/fault simulation environment,” IEEE Trans. Computer-Aided Design, vol. 10, no. 12, pp. 1542-1558, Dec. 1991.
[13] S. Patil,P. Banerjee,, and J.H. Patel,“Parallel test generation for sequential circuits on general-purpose multiprocessors,” Proc. 28th ACM/IEEE Design Automation Conf., pp.155-159, 1991.
[14] S. Shimojo,H. Miyahara,, and K. Takashima,“Process assignment on multi-processor with communication contentions,” Trans. IECE (in Japanese) vol. J68-D, no. 5, pp. 1049-1056, Mar. 1988.
[15] F. Brglez, D. Bryan, and K. Kozminski, "Combinatorial Profiles of Sequential Benchmark Circuits," Proc. IEEE Int'l. Symp. Circuits and Systems, IEEE Computer Soc. Press, Los Alamitos, Calif., 1989, pp. 1929-1934.
[16] R.H. Klenke,R.D. Williams,, and J.H. Aylor,“Parallel-processing techniques for automatic test pattern generation,” IEEE Computer, pp. 71-84, Jan. 1992.

Index Terms:
Combinational circuits, client-server model, distributed systems, fault simulation, granularity, parallel processing, test generation.
Citation:
Hideo Fujiwara, Tomoo Inoue, "Optimal Granularity and Scheme of Parallel Test Generation in a Distributed System," IEEE Transactions on Parallel and Distributed Systems, vol. 6, no. 7, pp. 677-686, July 1995, doi:10.1109/71.395397
Usage of this product signifies your acceptance of the Terms of Use.