This Article 
 Bibliographic References 
 Add to: 
Reconfigurable Buses with Shift Switching: Concepts and Applications
January 1995 (vol. 6 no. 1)
pp. 93-102

Abstract—We propose to enhance traditional broadcast buses by the addition of a new feature that we call shift switching. We show that on a linear array of processors enhanced with shift switching, the prefix sums of $n$ bits can be computed in $\lceil{\log(n+1)\over\log w}\rceil$ broadcasts, each over $n$ switches, assuming a global bus of width $w$. Next our prefix sums algorithm is used in conjunction with broadcasting on short buses to obtain several efficient architectural designs for the following fundamental problems: 1) ranking linked lists, 2) counting the number of 1's in a sequence of $n$ bits, and 3) sorting small sets. We see our main contribution in showing that the new bus feature leads to designs that are both theoretically interesting and practically relevant.

Index Terms—Reconfigurable bus systems, shift switching, parallel architectures, prefix sums, parallel counters, sorting, list ranking

[1] A. Aggarwal,“Optimal bounds for finding maximum on array of processors with$k$global buses,”IEEE Trans. Comput., vol. C-35, 62–64, 1986.
[2] S.G. Akl, The Design and Analysis of Parallel Algorithms. Orlando, Fl.: Academic Press, 1989.
[3] H. M. Alnuweiri, M. Alimuddin, and Aljunaidi,“Switch models and reconfigurable networks: Tutorial and partial survey,”Proc. Workshop on Reconfigurable Architectures: 8th Int. Parallel Processing Symp., Cancun, Mexico, 1994.
[4] Y. Ben-Asher,D. Peleg,R. Ramaswami,, and A. Schuster,“The power of reconfiguration,” J. of Parallel and Distributed Computing, vol. 13, no. 2, pp. 139-153, Oct. 1991.
[5] G. Bilardi, M. Pracchi, and F. P. Preparata,“A critique of network speed in VLSI models of computation,”IEEE Trans. Solid-State Circuits, vol. SC-17, pp. 696–702, 1982.
[6] S. H. Bokhari,“Finding maximum on an array processor with a global bus,”IEEE Trans. Comput., vol. C-33, pp. 133–139, 1984.
[7] J. J. F. Cavanaugh,Digital Computer Arithmetic Design and Implementation. New York: McGraw-Hill, 1984.
[8] D. G. Feitelson,Optical Computing. Cambridge, MA: MIT, 1988.
[9] J. Jang and V. K. Prasanna,“An optimal sorting algorithm on reconfigurable mesh,”inProc. Int. Parallel Process. Symp., 1992, pp. 130–137.
[10] J. Jang, H. Park, and V. K. Prasanna,“A bit model of the reconfigurable mesh,”Proc. Workshop on Reconfigurable Architectures, 8th Int. Parallel Processing Symp., Cancun, Mexico, 1994.
[11] H. T. Kung and C. E. Leiserson,“Algorithms for VLSI processor arrays,”in C. Mead and L. Conway, Eds.,Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
[12] D. Kim and K. Hwang,“Mesh-connected array processors with bypass capability for signal/image processing,”inProc. HICSS, 1988.
[13] F.T. Leighton,Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes.San Mateo, Calif.: Morgan Kaufmann, 1992.
[14] H. Li and M. Maresca,“Polymorphic-torus network,”IEEE Trans. Comput., vol. 38, pp. 1345–1351, Sept. 1989.
[15] ——,“Polymorphic-torus architecture for computer vision,”IEEE Trans. Pattern Anal. and Machine Intell., vol. 11, pp. 233–243, Mar. 1989.
[16] H. Li and Q. Stout,Reconfigurable Massively Parallel Computers.Englewood Cliffs, NJ: Prentice-Hall, 1991.
[17] R. Lin,“Reconfigurable buses with shift switching: VLSI radix sort,”Proc. Int. Conf. Parallel Processing, vol. III, 1992, pp. 2–9.
[18] R. Lin and S. Olariu,“Computing the inner product on reconfigurable buses with shift switching,”Proc. Int. Conf. Parallel Processing, Vector and Parallel Processors, 1992, pp. 181–192.
[19] ——, Reconfigurable buses with shift switching: Architectures and applications,”Proc. Int. Phoenix Conf. Comput. Commun., 1993, pp. 23–29.
[20] R. Lin, S. Olariu, J. Schwing, and J. Zhang,“Sorting in$O(1)$time on an reconfigurable mesh,”Proc. 9th Eur. Workshop on Parallel Computing, 1992, pp. 16–27.
[21] M. Maresca, H. Li, and P. Baglietto,“Hardware support for fast reconfigurability in processor arrays,”Proc. Int. Conf. Parallel Processing, vol. I, 1993, pp. 282–289.
[22] R. Miller, V. K. P. Kumar, D. Reisis, and Q. F. Stout,“Parallel computations on reconfigurable meshes,”IEEE Trans. Comput., vol. 42, pp. 678–692, 1993.
[23] M. Nigam and S. Sahni,“Sorting$n$numbers on$n \times n$reconfigurable mesh with buses,”Tech. Rep. TR-92-04CIS, Univ. of Florida, 1992.
[24] V.K. Prasanna Kumar, and C.S. Raghavendra,“Array processor with multiple broadcasting,” J. of Parallel and Distributed Computing, vol. 4, pp. 173-190, 1987.
[25] J. Rothstein,“Bus automata, brains, and mental models,”IEEE Trans. Syst., Man, Cybernetics, vol. 18, pp. 522–531, 1988.
[26] D. B. Shu and J. G. Nash,“The gated interconnection network for dynamic programming,”in S. K. Tewsburget al., Eds.,Concurrent Computations. New York: Plenum, 1988.
[27] D. B. Shu, L. W. Chow, and J. G. Nash,“A constant addressable, bit serial associate processor,”Proc. IEEE Workshop on VLSI Signal Processing, Monterey CA, Nov. 1988.
[28] E. E. Swartzlander,Computer Arithmetic,, vol. 1. Los Alamitos, CA: IEEE Computer Society, 1990.
[29] ——,“Parallel counters,”IEEE Trans. Comput., vol. C-22, pp. 1021–1024 1973.
[30] J. D. Ullman,Computational Aspects of VLSI. Potomac, MD: Computer Science Press, 1983.
[31] B. F. Wang, C. J. Lu, and G. H. Chen,“Constant time algorithms for the transitive closure problem and some related graph problems on processor array with reconfigurable bus system,”IEEE Trans. Parallel Distrib. Syst., vol. 1, pp. 500–507, 1990.

Rong Lin, Stephan Olariu, "Reconfigurable Buses with Shift Switching: Concepts and Applications," IEEE Transactions on Parallel and Distributed Systems, vol. 6, no. 1, pp. 93-102, Jan. 1995, doi:10.1109/71.363407
Usage of this product signifies your acceptance of the Terms of Use.