This Article 
 Bibliographic References 
 Add to: 
Pipelining and Bypassing in a VLIW Processor
June 1994 (vol. 5 no. 6)
pp. 658-664

This short note describes issues involved in the bypassing mechanism for a very longinstruction word (VLIW) processor and its relation to the pipeline structure of theprocessor. The authors first describe the pipeline structure of their processor and analyzeits performance and compare it to typical RISC-style pipeline structures given the contextof a processor with multiple functional units. Next they study the performance effects ofvarious bypassing schemes in terms of their effectiveness in resolving pipeline data hazards and their effect on the processor cycle time.

[1] A. Aiken, "Compaction-based parallelization," Ph.D. dissertation, Dep. Comput. Sci., Cornell Univ., 1988.
[2] A. Nicolau, "Percolation scheduling: A parallel compilation technique," TR 85-678, Dep. Comput. Sci., Cornell Univ., 1985.
[3] R. P. Colwell, R. P. Nix, J. J. Odonnell, D. P. Papworth, and P. K. Rodman, "A VLIW architecture for a trace scheduling compiler,"IEEE Trans. Comput., vol. 37, pp. 967-979, 1988.
[4] B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle, "The Cydra 5 departmental supercomputer,"Comput, vol. 22, pp. 12-35, 1989.
[5] R. Cohn et al., "Architecture and Compiler Trade-offs for a Wide-Instruction Word Microprocessor,"Proc. Third. Int'l Conf. Architectural Support for Programming Language and Operating System (ASPLOS III), IEEE CS Press, Los Alamitos, Calif., Order No. 1936, Apr. 1989, pp. 2-14.
[6] Y.E. Kalay, "The Hybrid Edge: A Topological Data Structure for Vertically Integrated Geometric Modeling,"Computer-Aided Design, Vol. 21, No. 3, April 1989, pp. 130-140.
[7] A. Abnous, "Architectural Design of a VLIW Processor," M.S. thesis, Dept. of Elec. and Comput. Eng., Univ. of California, Irvine, 1991.
[8] A. Abnous, R. Potasman, N. Bagherzadeh, and A. Nicolau, "A percolation based VLIW architecture,"Proc. 1991 Int. Conf. on Parallel Processing, 1991, pp. 144-148.
[9] R. Potasman, "Percolation-based compilingfor evaluation of parallelism and hardware design trade-offs," Ph.D. dissertation, Univ. of California, Irvine, 1991.
[10] A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor, and N. Bagherzadeh, "VLSI design of thetiny RISCmicroprocessor,"Proc. 1992 Custom Integrated Ciruits Conf., 1992.
[11] J.L. Hennessy and David A. Patterson,Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
[12] T. R. Gross, J. L. Hennessy, S. A. Przybylski, and C. Rowen, "Measurement and evaluation of the MIPS architecture and processor,"ACM Trans. Comput. Syst., pp. 229-251, Aug. 1988.
[13] A. Vladimirescu and S. Liu, "The simulation of MOS integrated circuits using SPICE2," ERL Memo ERL M80/7, Electron. Res. Lab., Univ. of Cal., Berkeley, Oct. 1980.
[14] C. Tomovich,MOSIS User Manual, Rel. 3.1, USC/Inform. Sci. Inst., Marina del Rey, CA, 1988.

Index Terms:
Index Termsparallel architectures; pipeline processing; performance evaluation; bypassing; VLIWprocessor; very long instruction word; pipeline structure; performance; pipeline data hazards; computer architecture
A. Abnous, N. Bagherzadeh, "Pipelining and Bypassing in a VLIW Processor," IEEE Transactions on Parallel and Distributed Systems, vol. 5, no. 6, pp. 658-664, June 1994, doi:10.1109/71.285612
Usage of this product signifies your acceptance of the Terms of Use.