• Publication
  • 1994
  • Issue No. 5 - May
  • Abstract - Memory Bandwidth Analysis of Hierarchical Multiprocessors using Model Decomposition and Steady-State Flow Analysis
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Memory Bandwidth Analysis of Hierarchical Multiprocessors using Model Decomposition and Steady-State Flow Analysis
May 1994 (vol. 5 no. 5)
pp. 553-560

For memory bandwidth analysis, researchers generally discard requests that are notaccepted during a memory cycle. This assumption simplifies the analysis and producesnegligible discrepancies with actual results for a system with a non-hierarchicalinterconnection network. However, the assumption, "the requests that are not occupiedduring a memory cycle are discarded," cannot be used for a multiprocessor system with ahierarchical interconnection network (HIN), because the error introduced assumption canbe several orders of magnitude higher than the actual bandwidth. An improved analyticalmodel to determine the bandwidth of a HIN-based system is presented.

[1] W.-T. Chen and J.-P. Sheu, "Performance analysis of multistage interconnection networks with hierarchical requesting model,"IEEE Trans. Comput., vol. 37, pp. 1438-1442, Nov. 1988.
[2] L. N. Bhuyan, "A combinatorial analysis of multibus multiprocessors," inProc. 1984 Int. Conf. Parallel Processing, 1984, pp. 225-227.
[3] D. P. Bandarkar, "Analysis of memory interference in multiprocessors,"IEEE Trans. Comput., vol. C-24, no. 7, pp. 897-908, Sept. 1975.
[4] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-30, no. 10, pp. 771-780, Oct. 1981.
[5] W.-T. Chen and J.-P. Sheu, "Performance analysis of multiple bus interconnection networks with hierarchical requesting model,"IEEE Trans. Comput., vol. 40, pp. 834-842, July 1991.
[6] L. N. Bhuyan and D. P. Agrawal, "Design and performance of generalized interconnection networks,"IEEE Trans. Comput., vol. C-32, no. 12, pp. 1081-1090, Dec. 1983.
[7] C.R. Das and L.N. Bhuyan, "Bandwidth Availability of Multiple-bus Multiprocessors,"IEEE Trans. Computers, Vol C-34, Oct. 1985, pp. 918-926.
[8] L. N. Bhuyan, "An analysis of processor-memory interconnection networks,"IEEE Trans. Comput., vol. C-34, no. 3, pp. 279-283, Mar. 1985.
[9] D. W. L. Yen, J. H. Patel, and E. S. Davidson, "Memory interference in synchronous multiprocessor systems,"IEEE Trans. Comput., vol. C-31, no. 11, pp. 1116-1121, Nov. 1982.
[10] I. O. Mahgoub and A. K. Elmagarmid, "Performance analysis of a generalized class ofm-level hierarchical multiprocessor systems,"IEEE Trans. Parallel Distrib. Syst., vol. 3, pp. 129-138, Mar. 1992.

Index Terms:
Index Termsmultiprocessor interconnection networks; memory architecture; shared memory systems;performance evaluation; failure analysis; memory bandwidth analysis; hierarchicalmultiprocessors; model decomposition; steady-state flow analysis; memory cycle;hierarchical interconnection network
Citation:
S.M. Mahmud, L.T. Samaratunga, "Memory Bandwidth Analysis of Hierarchical Multiprocessors using Model Decomposition and Steady-State Flow Analysis," IEEE Transactions on Parallel and Distributed Systems, vol. 5, no. 5, pp. 553-560, May 1994, doi:10.1109/71.282567
Usage of this product signifies your acceptance of the Terms of Use.