This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Pairwise Substitutional Fault Tolerance Technique for the Cube-Connected Cycles Architecture
April 1994 (vol. 5 no. 4)
pp. 433-438

With all of the salient features of hypercubes, the cube-connected cycles (CCC)structure is an attractive parallel computation network suited for very large scaleintegration (VLSI) implementation because of its layout regularity. Unfortunately, theclassical CCC structure tends to suffer from considerable performance degradation in thepresence of faults. The authors deal with a fault-tolerant CCC structure obtained byincorporating a spare PE in each cycle and by adding extra links among PE's to realizedimensional substitutes for failed PE's in the immediate lower dimension. A unique feature of this design lies in that a faulty PE and its laterally connected PE are always replaced at the same time by their immediate vertical successor pair, achieving pairwise substitution to elegantly maintain the rigid full CCC structure after faulty PE's arise. The proposed structure improves reliability substantially without incurring large overhead in layout area. This design is compared with earlier fault-tolerant CCC designs in terms of normalized reliability, which takes area overhead into account. An extension to this fault-tolerant structure is also discussed.

[1] J.-J. Shen and I. Koren, "Yield enhancement designs for WSI cube connected cycles," inProc. Int. Conf. Wafer Scale Intergration, Jan. 1989, pp. 289-298.
[2] F. P. Preparata and J. Vuillemin, "The cube-connected cycle: A versatile network for parallel computation,"Commun. ACM, vol. 24, pp. 300-309, May 1981.
[3] M. S. Krishnan and J. P. Hayes, "A normalized-area measure for VLSI layouts,"IEEE Trans. Comput.-Aided Design, vol. 7, pp. 411-419, Mar. 1988.
[4] I. Koren, Z. Koren, and D. K. Pradhan, "Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay,"IEEE J. Solid-state Circ., vol. 23, pp. 859-866, June 1988.
[5] P. Banerjee, "The cubical ring connected cycles: a fault-tolerant parallel computation network,"IEEE Trans. Comput., vol. 37, pp 632-636, May 1988.
[6] S.-Y. Kuo and W.K. Fuchs, "Reconfigurable cube-connected cycles architectures,"J. Parallel Distributed Comput., vol. 9, pp. 1-10, May 1990.
[7] P. Lala,Fault-tolerant and fault testable hardware design. Englewood Cliffs, NJ, Prentice-Hall, 1985.
[8] N. -F. Tzeng, S. Bhattacharya, and P.-J. Chuang, "Fault-tolerant cube-connected cycles structures through dimensional substitution,"Proc. 1990 Int. Conf. Parallel Processing, vol. I, Aug. 1990, pp. 433-440.

Index Terms:
Index Termsmultiprocessor interconnection networks; fault tolerant computing; VLSI; fault tolerance;cube-connected cycles architecture; CCC; fault-tolerant CCC structure; fault-tolerantstructure; performance degradation; layout area; reconfiguration; reliability analysis; VLSI layout
Citation:
N.F. Tzeng, P.J. Chuang, "A Pairwise Substitutional Fault Tolerance Technique for the Cube-Connected Cycles Architecture," IEEE Transactions on Parallel and Distributed Systems, vol. 5, no. 4, pp. 433-438, April 1994, doi:10.1109/71.273049
Usage of this product signifies your acceptance of the Terms of Use.