This Article 
 Bibliographic References 
 Add to: 
Symmetric Crossbar Arbiters for VLSI Communication Switches
January 1993 (vol. 4 no. 1)
pp. 13-27

The design and implementation of symmetric crossbar arbiters are addressed. Severalarbiter designs are compared based on simulations of a multistage interconnectionnetwork. These simulations demonstrate the influence of the switch arbitration policy onnetwork throughput, average latency, and worst-case latency. It is shown that somenatural designs result in poor system performance and/or slow implementations. Twoefficient arbiter implementations are proposed. Based on network simulations, VLSIimplementation, and circuit simulation, it is shown that these arbiters achieve nearlyoptimal system performance without becoming the critical path that limits the systemclock.

[1] L.N. Bhuyan, "Analysis of Interconnection Networks with Different Arbiter Designs,"J. Parallel and Distributed Computing, Vol. 4, 1987, pp. 384-403.
[2] W. Crowther, J. Goodhue, R. Gurwitz, R. Rettberg, and R. Thomas, "The Butterfly Parallel Processor,"IEEE Comput. Architecture Newsletter, pp 18-45, Sept./Dec. 1985.
[3] W. J. Dally and C. L. Seitz, "The torus routing chip,"Distributed Comput., vol. 1, no. 4, pp. 187-196, Oct. 1986.
[4] W. J. Dally, "Fine-grain message passing concurrent computers," inProc. Third Conf. Hypercube Concurrent Comput., vol. 1, Pasadena, CA, pp. 2-12, Jan. 1988.
[5] W. J. Dally, "Virtual-channel flow control," inProc. 17th Annu. Int. Symp. Comput. Architecture, May 1990.
[6] D. M. Dias and J. R. Jump, "Packet switching interconnection networks for modular systems,"IEEE Comput. Mag., vol. 14, no. 12, pp. 43-53, Dec. 1981.
[7] G. L. Frazier and Y. Tamir, "The design and implementation of a multiqueue buffer for VLSI communication switches," inProc. Int. Conf. Comput. Design, Cambridge, MA, Oct. 1989, pp. 466-471.
[8] A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir, "The NYU Ultracomputer-Designing an MIMD shared memory parallel computer,"IEEE Trans. Comput., vol. C-32, no. 2, pp. 175-189 Feb. 1983.
[9] D. B. Gustavson, "Computer buses-A tutorial,"IEEE Micro, vol. 4, no. 4, pp. 7-22, Aug. 1984.
[10] P.W. Shumate, Jr., "Optical Fibers Reach into Homes,"IEEE Spectrum, Vol. 26, No. 2, Feb. 1989, pp. 43-47.
[11] M. Kumar and J. R. Jump, "Performance enhancement in buffered delta networks using crossbar switches and multiple links,"J. Parallel Distributed Comput, vol. 1, no. 1, pp. 81-103, 1984.
[12] T. Lang, M. Valero. and I. Alegre, "Bandwidth of crossbar and multiple-bus connections for multiprocessors,"IEEE Trans. Comput., vol. C-31, no. 12, pp. 1227-1234, Dec. 1982.
[13] T. Lang and M. Valero, "M-users B-servers arbiter for multiple-busses multiprocessors,"Microprocessing and Microprogramming, pp. 11-18, Oct. 1982.
[14] D. H. Lawrie, "Access and alignment of data in an array processor,"IEEE Trans. Comput., vol. C-24, no. 12, pp. 1145-1155, Dec. 1975.
[15] R. J. McMillen and H. J. Siegel, "The hybrid cube network," inProc. Distributed Data Acquisition, Comput., and Contr. Symp., Dec. 1980, pp. 11-22.
[16] I. Mitrani,Simulation Techniques for Discrete Event Systems. Cambridge, MA: Cambridge University Press, 1982.
[17] T. N. Mudge and B. A. Makrucki, "Probabilistic analysis of a crossbar switch," inProc. 9th Int. Symp. Comput. Architecture, Austin, TX, Apr. 1982, pp. 311-319.
[18] T.N. Mudge, J. P. Hayes, and D.C. Winsor, "Multiple-bus architectures,"IEEE Comput. Mag., pp. 42-48, June 1987.
[19] G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss, "The IBM Research Parallel Processor Prototype (RP3): Introduction and architecture," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 764-771.
[20] D. A. Reed and R. M. Fujimoto,Multicomputer Networks, Message-Based Parallel Processing. Cambridge, MA: MIT Press, 1987.
[21] C. L. Seitz, "The Cosmic Cube,"Commun. ACM, pp. 22-33, Jan. 1985.
[22] S. M. Swope and R. M. Fujimoto, "Simon II Kernel Reference Manual," Tech. Rep. UUCS 86-001, Univ. of Utah, Salt Lake City, UT, Mar. 1986.
[23] Y. Tamir and G. L. Frazier, "High-performance multi-queue buffers for VLSI communication switches," inProc. 15th Annu. Int. Symp. Comput. Architecture, Honolulu, HI, May 1988, pp. 343-354.
[24] D. M. Taub, "Arbitration and control acquisition in the proposed IEEE 896 Futurebus,"IEEE Micro, vol. 4, no. 4, pp. 28-41, Aug. 1984.
[25] M. K. Vernon and U. Manbar, "Distributed round-robin and first-come first-serve protocols and their application to multiprocessor bus arbitration," inProc. 15th Annu. Int. Symp. Comput. Architecture, Honolulu, HI, May 1988, pp. 269-277.
[26] P. D. Welch, "The statistical analysis of simulation results," inComputer Performance Modeling Handbook, S. S. Lavenberg, Ed. New York: Academic, 1983, pp. 267-329.
[27] C. Whitby-Strevens, "The Transputer," inProc. 12th Annu. Symp. Comput. Architecture, Boston, MA, June 1985, pp. 292-300.
[28] H. Yoon, K. Y. Lee, and M. T. Liu, "Performance analysis of multibuffered packet-switching networks in multiprocessor systems,"IEEE Trans. Comput., vol. 39, no. 3, pp. 319-327 Mar. 1990.

Index Terms:
Index TermsVLSI communication switches; symmetric crossbar arbiters; multistage interconnectionnetwork; switch arbitration policy; worst-case latency; network simulations; circuitsimulation; critical path; system clock; circuit analysis computing; multiprocessorinterconnection networks; performance evaluation; VLSI
Y. Tamir, H.C. Chi, "Symmetric Crossbar Arbiters for VLSI Communication Switches," IEEE Transactions on Parallel and Distributed Systems, vol. 4, no. 1, pp. 13-27, Jan. 1993, doi:10.1109/71.205650
Usage of this product signifies your acceptance of the Terms of Use.