This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors
May 1992 (vol. 3 no. 3)
pp. 281-293
A large scale, cache-based multiprocessor that is interconnected by a hierarchical network such as hierarchical buses or a multistage interconnection network (MIN) is considered. An adaptive cache coherence scheme for the system is proposed based on a hardware approach that handles multiple shared reads efficiently. The new protocol allows multiple copies of a shared data block in the hierarchical network, but minimizes the cache coherence overhead by dynamically partitioning the network into sharing and nonsharing regions based on program behavior. The new cache coherence scheme effectively utilizes the bandwidth of the hierarchical networks and exploits the locality properties of parallel algorithms. Simulation experiments have been carried out to analyze the performance of the new protocol. The simulation results show that the new protocol gives 15% to 30% performance improvement over some existing cache coherence schemes on similar systems for a wide range of workload parameters.

[1] R. L. Lee, P. C. Yew, and D. H. Lawrie, "Multiprocessor cache design considerations," inProc. 14th Annu. Int. Symp. Comput. Architecture, June 1987, pp. 253-262.
[2] A. V. Veidenbaum, "A compiler assisted cache coherence solution for multiprocessors." in1986 Proc. Int. Conf. Parallel Processing, Aug. 1986, pp. 1029-1036.
[3] H. Cheong and A. Veidenbaum, "A cache coherence scheme with fast selective invalidation," inProc. 15th Annu. Int. Symp. Comput. Architecture, June 1988, pp. 299-307.
[4] A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, "An evaluation of directory schemes for cache coherence," inProc. 15th Int. Symp. Comput. Architecture, June 1988, pp. 280-289.
[5] A.W. Wilson, Jr., "Hierarchical Cache/ Bus Architecture for Shared Memory Multiprocessors,"Proc. 14th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 776, 1987, pp. 244-252.
[6] J.R. Goodman and P.J. Woest, "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor,"Proc. 15th Int'l Symp. Computer Architecture, CS Press, Los Alamitos, Calif., June 1988, pp. 422-431.
[7] D. C. Winsor and T. A. Mudge, "Crosspoint cache architecture," inProc. '87 Int. Conf. Parallel Processing, 1987, pp. 266-269.
[8] M. K. Vernon, R. Jog, and G. S. Sohi, "Performance analysis of hierarchical cache-consistent multiprocessors," inProc. Int. Sem. Perform. of Distributed and Parallel Syst., Dec. 1988.
[9] J.R. Goodman, "Using Cache Memory to Reduce Processor Memory Traffic,"Proc. 10th Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 473 (microfiche only), 1983, pp. 124-131.
[10] C. K. Tang, "Cache system design in tightly couple multiprocessor system," inAFIPS Proc., Nat. Comput. Conf., vol. 45, 1976, pp. 749-753.
[11] L. M. Censier and P. Feautrier, "A new solution to coherence problems in multicache systems,"IEEE Trans. Comput., vol. C-27, pp. 1112-1118, Dec. 1978.
[12] Q. Yang and L.N. Bhuyan, "A queueing network model for a cache coherence protocol on multiple-bus multiprocessors," inProc. Int. Conf. Parallel Processing, Aug. 1988, pp. 130-137.
[13] J. H. Patel, "Performance of processor memory interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-30, pp. 771-780, Oct. 1981.
[14] C. P. Kruskal and M. Snir, "The performance of multistage interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.
[15] L. N. Bhuyan, B-C. Liu, and I. Ahmed, "Analysis of MIN based multiprocessors with private cache memories," inProc. Int. Conf. Parallel Processing, Aug. 1989, pp. I-51-58.
[16] H. E. Mizrahi, J. Baer, E. D. Lazowska, and J. Zahorjan, "Introducing memory into the switch elements of multiprocessor interconnection networks," inProc. 16th Annu. Int. Symp. Comput. Architecture, Jerusalem, Israel, May 1989, pp. 158-166.
[17] D. N. Jayasimha, "Distributed synchronizers," inProc. Int. Conf. Parallel Processing, Aug. 1988, pp. 23-27.
[18] M. Dubois and J.-C. Wang, "Shared data contention in a cache coherence protocol," inProc. 1988 Int. Conf. Parallel Processing, Aug. 1988, pp. 146-155.
[19] A. Agarwal and A. Gupta, "Memory-reference characteristics of multiprocessor applications under MACH," inProc. ACM SIGMETRICS Conf Measurement and Modeling of Computer Systems, 1988, pp. 215-226.
[20] Q. Yang, "Performance analysis of a cache coherent multiprocessor based on hierarchical buses," inParallel Architectures, N. Rishe, S. Navathe, and D. Tal, Eds, IEEE Computer Society Press, 1991.
[21] J.-L. Baer and W.-H. Wang, "On the Inclusion Properties for Multi-Level Cache Hierarchies,"Proc. 15th Ann. Int'l Symp. Computer Architecture, IEEE-CS Press, Los Alamitos, Calif., Order No. 861, 1988, pp. 73-80.
[22] L. Lamport, "How to make a multiprocessor computer that correctly executes multiprocess programs,"IEEE Trans. Comput., vol. C-28, pp. 690-691, Sept. 1979.
[23] C. Scheurich and M. Dubois, "Dependency and Hazard Resolution in Multiprocessors,"Proc. 14th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 776, 1987, pp. 234-243.
[24] M. Dubois, C. Scheurich, and F. A. Briggs, "Synchronization, coherence, and event ordering in multiprocessors,"IEEE Comput. Mag., vol. 21, pp. 9-21, Feb. 1988.
[25] S. V. Adve and M.D. Hill. "Weak Ordering--A New definition,"Proc. 17th Ann. Int'l Symp. Computer Architecture, IEEE CS Press, June 1990, pp 2-14.
[26] Q. Yang, L. N. Bhuyan, and B.-C. Liu. "Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor,"IEEE Trans. Comput, vol. 38, pp. 1143-1153, Aug. 1989. Special Issue on Distributed Computer Systems.
[27] L. N. Bhuyan, Q. Yang, and D. P. Agrawal, "Performance of multiprocessor interconnection networks,"IEEE Comput. Mag., pp. 25-37, Feb. 1989.

Index Terms:
Index Termsadaptive cache coherence protocol; cache-based multiprocessor; hierarchical network;multistage interconnection network; cache coherence scheme; buffer storage; memoryarchitecture; multiprocessor interconnection networks; protocols
Citation:
Q. Yang, G. Thangadurai, L.M. Bhuyan, "Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 3, pp. 281-293, May 1992, doi:10.1109/71.139202
Usage of this product signifies your acceptance of the Terms of Use.