|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| W.J. Dally, "Virtual-Channel Flow Control," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, March, 1992. | |||
| BibTex | x | ||
| @article{ 10.1109/71.127260, author = {W.J. Dally}, title = {Virtual-Channel Flow Control}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {3}, number = {2}, issn = {1045-9219}, year = {1992}, pages = {194-205}, doi = {http://doi.ieeecomputersociety.org/10.1109/71.127260}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Parallel and Distributed Systems TI - Virtual-Channel Flow Control IS - 2 SN - 1045-9219 SP194 EP205 EPD - 194-205 A1 - W.J. Dally, PY - 1992 KW - Index Termsflow control; buffer storage; network channel; virtual channels; physical channel;queues; physical bandwidth; buffer resources; transmission resources; active messages;network bandwidth; performance; simulation; network throughput; buffer storage;multiprocessor interconnection networks; performance evaluation; queueing theory;storage allocation; storage management; virtual storage VL - 3 JA - IEEE Transactions on Parallel and Distributed Systems ER - | |||
[1] R. Arlauskas, "iPSC/2 System: A Second Generation Hypercube,"Proc. Third Conf. Hypercube Concurrent Computers and Applications, 1988, pp. 33-36.
[2] W. C. Athas and C. L. Seitz, "Multicomputers: Message-passing concurrent computers,"IEEE Comput. Mag., vol. 21, pp. 9-24, Aug. 1988.
[3] D. Bersekas and R. Gallager,Data Networks. Englewood Cliffs, NJ: Prentice-Hall, 1987.
[4] S. Borkar et al., "iWarp: An Integrated Solution to High Speed Parallel Computing,"Proc. Supercomputing 88, Vol. 1, CS Press, Los Alamitos, Calif., Order No. 882, pp. 330-339.
[5] S. Borkar et al., "Supporting Systolic and Memory Communication in iWarp,"Proc. 17th Ann. Int'l Symp. Computer Architecture, IEEE Computer Society Press, Los Alamitos, 1990, pp. 70-81.
[6] W. Dally, "Network and processor architecture for message-driven computers," inVLSI and Parallel Computation. Morgan Kaufmann Publishers, Inc., 1990, pp. 140-222.
[7] W. J. Dally, "Performance analysis ofk-aryn-cube interconnection networks,"IEEE Trans. Comput., vol. 39, June 1990. Also appears as a chapter inArtificial Intelligence at MIT, Expanding Frontiers, edited by P. H. Winston, with Sarah A. Shellard, vol. 1. Cambridge, MA: MIT Press, 1990, pp. 548-581.
[8] W. J. Dally, "Virtual-channel flow control," inProc. 17th Annu. Int. Symp. Comput. Architecture, May 1990.
[9] W. J. Dallyet al., "The J-Machine: A fine-grain concurrent computer," inProc. IFIP Congress, G. X. Ritter, Ed. New York: North-Holland, Aug. 1989, pp. 1147-1153.
[10] W. J. Dally and C.L. Seitz, "The torus routing chip,"Distributed Comput., vol. 1, pp. 187-196, 1986.
[11] W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,"IEEE Trans. Computers, Vol. C-36, No. 5, May 1987, pp. 547-553.
[12] W. J. Dally and P. Song, "Design of a self-timed VLSI multicomputer communication controller," inProc. Int. Conf. Comput. Design, IEEE Computer Society Press, Oct. 1987, pp. 230-234.
[13] BBN Advanced Computers Inc., "Butterfly parallel processor overview," BBN Rep. 6148, Mar. 1986.
[14] M. Karol, M.G. Hluchyj, and S.P. Morgan, "Input versus output queueing on a space-division packet switch,"IEEE Trans. Commun., vol. COM-35, Dec. 1987.
[15] P. Kermani and L. Kleinrock, "Virtual cut through: A new computer communication switching technique,"Comput. Networks, vol. 3, pp. 267-286, 1979.
[16] P. Kermani and L. Kleinrock, "A tradeoff study of switching systems in computer communication networks,"IEEE Trans. Comput., vol. C-29, pp. 1052-1060, Dec. 1980.
[17] L. Kleinrock,Queueing Systems, Vol. 1: Theory.New York: Wiley, 1975.
[18] C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors,"IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.
[19] InMOS Ltd.,IMS T424 Reference Manual, Order Number 72 TRN 006 00, Nov. 1984.
[20] C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment,"J. ACM, vol. 20, no. 1, pp. 46-61, Jan. 1973.
[21] J. N. Mailhot, "Routing and flow control strategies in multiprocessor networks," S.B. thesis, May 1988.
[22] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. comput., vol. C-30, pp. 771-780, 1981.
[23] C. L. Seitzet al., "The architecture and programming of the Ametek Series 2010 Multicomputer," inProc. Third Conf. Hypercube Concurrent Comput. Appl., ACM, Jan. 1988, pp. 33-37.
[24] C. L. Seitz, "The Cosmic Cube,"Commun. ACM, pp. 22-33, Jan. 1985.
[25] Y. Tamir and G. L. Frazier, "High-performance multi-queue buffers for VLSI communication switches," inProc. 15th Annu. Int. Symp. Comput. Architecture, Honolulu, HI, May 1988, pp. 343-354.
[26] A. Tanenbaum,Computer Networks. Englewood Cliffs, NJ: Prentice-Hall, 1988.

