This Article 
 Bibliographic References 
 Add to: 
Multiprocessor Implementation of Digital Filtering Algorithms Using a Parallel Block Processing Method
January 1992 (vol. 3 no. 1)
pp. 110-120
An efficient real-time implementation of digital filtering algorithms using a multiprocessor system in a ring network is investigated. This method is based on a parallel block processing approach, where a continuously supplied input data is divided into blocks, and the blocks are processed concurrently by being assigned to each processor in the system. This approach requires only a simple interconnection network and reduces significantly the number of communications among the processors, making the system easily expandable and highly efficient. In addition, various digital signal processing algorithms can be implemented on the same multiprocessor system. The data dependency of the blocks to be processed concurrently brings on dependency problems between the processors. A systematic scheduling method has been developed by using a precedence graph for the analysis of the dependency relation. Methods for solving the dependency problems between the processors are also investigated. Implementation procedures and results for FIR, recursive, and adaptive filtering algorithms are illustrated.

[1] AT&T Technologies,WE DSP32 Digital Signal Processor Information Manual, 1986.
[2] NEC Electronics Inc.,µPD77230 Advanced Signal Processor, Feb. 1986.
[3] Texas Instruments Inc.,TMS 32030 User's Guide, 1988.
[4] Motorola Inc.,DSP56000 Digital Signal Processor User's Manual, 1986.
[5] K. Hwang and F. A. Briggs,Computer Architecture and Parallel Processing. New York: McGraw-Hill, 1984.
[6] R. W. Hockney and C. R. Jesshope,Parallel Computers. Bristol, U.K.: Adam Hilger, 1981.
[7] D. Schwartz, "Synchronous multiprocessor realizations of shift-invariant flow graphs," Ph.D. dissertation, School of Engineering, Georgia Institute of Technology, Atlanta, GA, July 1985.
[8] R.E. Crochiere and A.V. Oppenheim, "Analysis of linear digital networks,"Proc. IEEE, vol. 63, pp. 581-595, Apr. 1975.
[9] D. A. Schwartz and T. P. Barnwell, III, "Cyclostatic multiprocessor scheduling for the optimal implementation of shift invariant flow graphs," inProc. ICASSP-85, Tampa, FL, Mar. 1985.
[10] H. H. Loomis, Jr. and B. Sinha, "High-speed recursive digital filter realization,"Circuits, Syst. and Signal Processing. vol. 3, no. 3, pp. 267-294, 1984.
[11] H. H. Lu, E. A. Lee, and D. G. Messerschmitt, "Fast recursive filtering with multiple slow processing elements,"IEEE Trans. Circuits Syst., vol. CAS-32, pp. 1119-1129, Nov. 1985.
[12] W. Sung and S. K. Mitra, "Efficient multi-processor implementation of recursive digital filters," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, Tokyo, Japan, Apr. 1986, pp. 257-260.
[13] W. Sung and S. K. Mitra, "Fast adaptive filtering using vector-processors and multiprocessors, " inProc. IEEE Academia Sinica Workshop, Acoust., Speech, Signal Processing, Beijing, China, Apr. 1986, pp. 147-150.
[14] W. Sung. "Vector and multiprocessor implementation of digital filtering algorithms," Ph.D. dissertation, Dep. Elec. and Comput. Eng., Univ. of California, Santa Barbara, July 1987.
[15] D. D. Gajski, "An algorithm for solving linear recurrence systems on parallel and pipelined machines,"IEEE Trans. Comput., vol. C-30, pp. 190-206, Mar. 1981.
[16] W. Hays et al., "A 32-bit VLSI Digital Signal Processor,"IEEE J. Solid-State Circuits," Vol. SC-20, Oct. 1985, pp. 998-1004.
[17] K. O. Kjølaas, "Multiprocessor implementation of recursive digital filters, using the DSP32 simulator," Internal Rep., Signal Processing Lab., Univ. of California, Santa Barbara, 1986.
[18] B. Jeren, S. J. Shellhammer, M. Grosen, J. Baumgartner, S. Sharma, W. Sung. and S. K. Mitra, "SPRINT: A signal processing ring network for high speed applications," inProc. IEEE Int. Symp. Circuits Syst., Helsinki, Finland, Apr. 1988, pp. 815-818.
[19] J. P. Brafman, J. Szczupak, and S. K. Mitra, "An approach to implementation of digital filters using microprocessors,"IEEE Trans. Acoust., Speech, Signal Processing, vol. 26, no. 5, pp. 442-446, Oct. 1978.
[20] W. Gass. R. Tarrant, and G. Doddington, "A parallel signal processor system," inProc. IEEE Int. Conf. Acoust., Speech. Signal Processring, Tokyo, Japan, Apr. 1986, pp. 2887-2890.
[21] S. K. Mitra and R. Gnanasekaran, "Block implementation of recursive digital filters-New structures and properties," "IEEE Trans. Circuits Syst., vol. CAS-25, pp. 200-207, Apr. 1973.
[22] S. K. Mitra and R. Gnanasekaran, "Block implementation of two-dimensional digital filters,"J. Frankin Institute, vol. 316, pp. 299-316, Oct. 1983.
[23] M. R. Azimi-Sadjadi and R. A. King, "Two-dimensional block processors-Structures and implementations,"IEEE Trans. Circuits Syst., vol. CAS-33, pp. 42-50, Jan. 1986.
[24] M. R. Azimi-Sadjadi and A. R. Rostampour. "Parallel and pipeline architectures for 2-D block processing,"IEEE Trans. Circuits Syst., vol. CAS-36, pp. 443-448, Mar. 1989.

Index Terms:
Index Termsrecursive filtering algorithms; digital filtering algorithms; parallel block processing;multiprocessor system; ring network; interconnection network; digital signal processingalgorithms; data dependency; scheduling method; precedence graph; dependencyrelation; FIR; adaptive filtering algorithms; computerised signal processing; digital filters; filtering theory; prediction theory; multiprocessor interconnection networks; parallel algorithms
W. Sung, S.K. Mitra, B. Jeren, "Multiprocessor Implementation of Digital Filtering Algorithms Using a Parallel Block Processing Method," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 1, pp. 110-120, Jan. 1992, doi:10.1109/71.113086
Usage of this product signifies your acceptance of the Terms of Use.