
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
W. Sung, S.K. Mitra, B. Jeren, "Multiprocessor Implementation of Digital Filtering Algorithms Using a Parallel Block Processing Method," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 1, pp. 110120, January, 1992.  
BibTex  x  
@article{ 10.1109/71.113086, author = {W. Sung and S.K. Mitra and B. Jeren}, title = {Multiprocessor Implementation of Digital Filtering Algorithms Using a Parallel Block Processing Method}, journal ={IEEE Transactions on Parallel and Distributed Systems}, volume = {3}, number = {1}, issn = {10459219}, year = {1992}, pages = {110120}, doi = {http://doi.ieeecomputersociety.org/10.1109/71.113086}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Parallel and Distributed Systems TI  Multiprocessor Implementation of Digital Filtering Algorithms Using a Parallel Block Processing Method IS  1 SN  10459219 SP110 EP120 EPD  110120 A1  W. Sung, A1  S.K. Mitra, A1  B. Jeren, PY  1992 KW  Index Termsrecursive filtering algorithms; digital filtering algorithms; parallel block processing;multiprocessor system; ring network; interconnection network; digital signal processingalgorithms; data dependency; scheduling method; precedence graph; dependencyrelation; FIR; adaptive filtering algorithms; computerised signal processing; digital filters; filtering theory; prediction theory; multiprocessor interconnection networks; parallel algorithms VL  3 JA  IEEE Transactions on Parallel and Distributed Systems ER   
[1] AT&T Technologies,WE DSP32 Digital Signal Processor Information Manual, 1986.
[2] NEC Electronics Inc.,µPD77230 Advanced Signal Processor, Feb. 1986.
[3] Texas Instruments Inc.,TMS 32030 User's Guide, 1988.
[4] Motorola Inc.,DSP56000 Digital Signal Processor User's Manual, 1986.
[5] K. Hwang and F. A. Briggs,Computer Architecture and Parallel Processing. New York: McGrawHill, 1984.
[6] R. W. Hockney and C. R. Jesshope,Parallel Computers. Bristol, U.K.: Adam Hilger, 1981.
[7] D. Schwartz, "Synchronous multiprocessor realizations of shiftinvariant flow graphs," Ph.D. dissertation, School of Engineering, Georgia Institute of Technology, Atlanta, GA, July 1985.
[8] R.E. Crochiere and A.V. Oppenheim, "Analysis of linear digital networks,"Proc. IEEE, vol. 63, pp. 581595, Apr. 1975.
[9] D. A. Schwartz and T. P. Barnwell, III, "Cyclostatic multiprocessor scheduling for the optimal implementation of shift invariant flow graphs," inProc. ICASSP85, Tampa, FL, Mar. 1985.
[10] H. H. Loomis, Jr. and B. Sinha, "Highspeed recursive digital filter realization,"Circuits, Syst. and Signal Processing. vol. 3, no. 3, pp. 267294, 1984.
[11] H. H. Lu, E. A. Lee, and D. G. Messerschmitt, "Fast recursive filtering with multiple slow processing elements,"IEEE Trans. Circuits Syst., vol. CAS32, pp. 11191129, Nov. 1985.
[12] W. Sung and S. K. Mitra, "Efficient multiprocessor implementation of recursive digital filters," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, Tokyo, Japan, Apr. 1986, pp. 257260.
[13] W. Sung and S. K. Mitra, "Fast adaptive filtering using vectorprocessors and multiprocessors, " inProc. IEEE Academia Sinica Workshop, Acoust., Speech, Signal Processing, Beijing, China, Apr. 1986, pp. 147150.
[14] W. Sung. "Vector and multiprocessor implementation of digital filtering algorithms," Ph.D. dissertation, Dep. Elec. and Comput. Eng., Univ. of California, Santa Barbara, July 1987.
[15] D. D. Gajski, "An algorithm for solving linear recurrence systems on parallel and pipelined machines,"IEEE Trans. Comput., vol. C30, pp. 190206, Mar. 1981.
[16] W. Hays et al., "A 32bit VLSI Digital Signal Processor,"IEEE J. SolidState Circuits," Vol. SC20, Oct. 1985, pp. 9981004.
[17] K. O. Kjølaas, "Multiprocessor implementation of recursive digital filters, using the DSP32 simulator," Internal Rep., Signal Processing Lab., Univ. of California, Santa Barbara, 1986.
[18] B. Jeren, S. J. Shellhammer, M. Grosen, J. Baumgartner, S. Sharma, W. Sung. and S. K. Mitra, "SPRINT: A signal processing ring network for high speed applications," inProc. IEEE Int. Symp. Circuits Syst., Helsinki, Finland, Apr. 1988, pp. 815818.
[19] J. P. Brafman, J. Szczupak, and S. K. Mitra, "An approach to implementation of digital filters using microprocessors,"IEEE Trans. Acoust., Speech, Signal Processing, vol. 26, no. 5, pp. 442446, Oct. 1978.
[20] W. Gass. R. Tarrant, and G. Doddington, "A parallel signal processor system," inProc. IEEE Int. Conf. Acoust., Speech. Signal Processring, Tokyo, Japan, Apr. 1986, pp. 28872890.
[21] S. K. Mitra and R. Gnanasekaran, "Block implementation of recursive digital filtersNew structures and properties," "IEEE Trans. Circuits Syst., vol. CAS25, pp. 200207, Apr. 1973.
[22] S. K. Mitra and R. Gnanasekaran, "Block implementation of twodimensional digital filters,"J. Frankin Institute, vol. 316, pp. 299316, Oct. 1983.
[23] M. R. AzimiSadjadi and R. A. King, "Twodimensional block processorsStructures and implementations,"IEEE Trans. Circuits Syst., vol. CAS33, pp. 4250, Jan. 1986.
[24] M. R. AzimiSadjadi and A. R. Rostampour. "Parallel and pipeline architectures for 2D block processing,"IEEE Trans. Circuits Syst., vol. CAS36, pp. 443448, Mar. 1989.