This Article 
 Bibliographic References 
 Add to: 
Design, Analysis, and Simulation of I/O Architectures for Hypercube Multiprocessors
April 1990 (vol. 1 no. 2)
pp. 140-151

Several issues concerning the design of an I/O (input/output) system for a multiprocessor such as a hypercube are examined. A methodology is proposed for connecting the I/O processors to such a system for efficient I/O access. The effect of I/O communication onthe multiprocessor network is analyzed. Different disk organizations that can be employed within such a system are evaluated to see which organization has a better performance. It is observed that parallelism in serving an I/O request plays a dominant role in the scientific workload. The problem of mapping specific data structures such as matrices onto the disks so that the data can be accessed efficiently is considered.

[1] J. P. Hayeset al., "Architecture of a hypercube supercomputer,"Proc. ICPP, pp. 653-660, 1986.
[2] "Intel IPSC system product summary," Intel, OR.
[3] J. Tuazon, J. Peterson, M. Pniel, and D. Liberman, "Caltech/JPL mark II hypercube concurrent processor,"Proc. ICPP, pp. 666-673, 1985.
[4] G. C. Fox and S. W. Otto, "Algorithms for concurrent processors,"Phys. Today, pp. 13-20, May 1984.
[5] H. T. Kung, "Memory requirements for balanced computer architectures," inProc. 13th Annu. Int. Symp. Comput. Architecture, 1986, pp. 49-54.
[6] S. Cannon, "Concurrent file system-Making highly parallel mass storage transparent," inProc. Supercomputing '89, St. Petersberg, FL, Apr.-May 1989.
[7] M. Livny, S. Khoshafian, and H. Boral, "Multi-disk management algorithms," inProc. SIGMETRICS, pp. 69-77, May 1987.
[8] M. Y. Kim, "Synchronized disk interleaving," inProc. IEEE Trans. Comput., vol. C-35, no. 11, pp. 978-988, Nov. 1986.
[9] K. Hwang and J. Ghosh, "Hypernet: A communication-efficient architecture for constructing massively parallel computers,"IEEE Trans. Comput., vol. C-36, pp. 1450-1466, Dec. 1987.
[10] W. W. Peterson and E. J. Weldon,Error-Correcting Codes. Cambridge, MA: M.I.T. Press, 1984.
[11] A. L. Narasimha Reddy, P. Banerjee, and S. G. Abraham, "I/O embedding in hypercubes," inProc. Int. Conf. Parallel Process., 1988.
[12] M. Livingston and Q. F. Stout, "Distributing resources in hypercube computers," inProc. 3rd Conf. Hypercube Concurrent Computers and Applications, Jan. 1988, pp. 222-231.
[13] H. Sulivan and T. R. Bashkov, "A large scale homogeneous, fully distributed parallel machine, I," inProc. 4th Symp. Comput. Arch., March 1977, pp. 105-117.
[14] J. H. Patel, "Analysis of multiprocessors with private cache memories,"IEEE Trans. Comput., vol. C-31, pp. 296-304, Apr. 1982.
[15] C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors,"IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.
[16] D. M. Dias and R. Jump, "Analysis and simulation of buffered delta networks,"IEEE Trans. Comput., vol. C-30, pp. 273-282, Apr. 1981.
[17] S. Abraham and K. Padmanabhan, "Performance of the direct binaryn-cube network for multiprocessors,"IEEE Trans. Comput., vol. 38, pp. 1000-1011, July 1989.
[18] G. F. Pfister and V. A. Norton, "Hot spot contention and combining in multistage interconnection networks,"IEEE Trans. Comput., vol. C-34, pp. 943-948, Oct. 1985.
[19] A. L. N. Reddy and P. Banerjee, "An evaluation of multiple-disk I/O systems,"IEEE Trans. Comput., vol. 38, pp. 1680-1690, Dec. 1989.
[20] RA81 Disk Drive User Guide. Digital Equipment Corp., 1982.
[21] S. Sivaramakrishnan, "Evaluation of logical external memory architectures for multiprocessor systems," Tech. Rep. TR-88-32, Dep. Comp. Sci., Univ. Texas, Austin, Sept. 1988.
[22] A.C. McKellar and E.G. Coffman, Jr., "Organizing Matrices and Matrix Operations for Paged Memory Systems,"Comm. ACM, March 1969, pp. 153-165.
[23] K. Gallivan, W. Jalby, U. Meier, and A. Sameh, "The impact of hierarchical memory systems on linear algebra algorithm design," CSRD Rep. No. 625, Sept. 1987.

Index Terms:
Index TermsI/O architectures; hypercube multiprocessors; I/O access; multiprocessor network; disk organizations; parallelism; scientific workload; data structures; matrices; memory architecture; multiprocessing systems; multiprocessor interconnection networks; parallel architectures; performance evaluation
A.L.N. Reddy, P. Banerjee, "Design, Analysis, and Simulation of I/O Architectures for Hypercube Multiprocessors," IEEE Transactions on Parallel and Distributed Systems, vol. 1, no. 2, pp. 140-151, April 1990, doi:10.1109/71.80142
Usage of this product signifies your acceptance of the Terms of Use.