This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Overview of the SpiNNaker System Architecture
PrePrint
ISSN: 0018-9340
Steve B. Furber, The University of Manchester, Manchester
David R. Lester, University of Manchester, Manchester
Luis A. Plana, University of Manchester, Manchester
Jim D. Garside, University of Manchester, Manchester
Eustace Painkras, The University of Manchester, Manchester
Steve Temple, The University of Manchester, Manchester
Andrew D. Brown, University of Southampton, Southampton
SpiNNaker (a contraction of Spiking Neural Network Architecture) is a million-core computing engine whose flagship goal is to be able to simulate the behaviour of aggregates of up to a billion neurons in real time. It consists of an array of ARM9 cores, communicating via packets carried by a custom interconnect fabric. The packets are small (40 or 72 bits), and their transmission is brokered entirely by hardware, giving the overall engine an extremely high bisection bandwidth of over 5 billion packets/s. Three of the principle axioms of parallel machine design -- memory coherence, synchronicity and determinism -- have been discarded in the design without, surprisingly, compromising the ability to perform meaningful computations. A further attribute of the system is the acknowledgement, from the initial design stages, that the sheer size of the implementation will make component failures an inevitable aspect of day-to-day operation, and fault detection and recovery mechanisms have been built into the system at many levels of abstraction. This paper describes the architecture of the machine and outlines the underlying design philosophy; software and applications are to be described in detail elsewhere, and only introduced in passing here as necessary to illuminate the description.
Index Terms:
Computer Systems Organization, Processor Architectures, Multiple Data Stream Architectures (Multiprocessors), Parallel processors, Other Architecture Styles, Neurocomputers, Parallel Architectures, Real-time distributed, Interconnection architectures
Citation:
Steve B. Furber, David R. Lester, Luis A. Plana, Jim D. Garside, Eustace Painkras, Steve Temple, Andrew D. Brown, "Overview of the SpiNNaker System Architecture," IEEE Transactions on Computers, 12 June 2012. IEEE computer Society Digital Library. IEEE Computer Society, <http://doi.ieeecomputersociety.org/10.1109/TC.2012.142>
Usage of this product signifies your acceptance of the Terms of Use.