The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.12 - Dec. (2013 vol.62)
pp: 2544-2549
Irith Pomeranz , Purdue University, West Lafayette
ABSTRACT
Existing low-power test generation procedures use a single number to represent the power dissipation in a circuit or subcircuit. As a result, the specific signal transitions they create may deviate substantially from those possible during functional operation (and those the circuit is designed for). Functional broadside tests create functional operation conditions during their two functional capture cycles. Therefore, the specific signal transitions that occur during their second, fast functional capture cycles can occur during functional operation. This paper defines and studies the patterns of signal transitions under the second, fast functional capture cycles of functional broadside tests. These patterns can be used for evaluating the deviations from functional power dissipation created by low-power test sets that consist of arbitrary (functional and nonfunctional) broadside tests. They can also be used for guiding the generation of low-power test sets. The paper presents experimental results for both applications.
INDEX TERMS
Power dissipation, Circuit faults, Switches, Pattern matching, Integrated circuit modeling, Computational modeling,transition faults, Full-scan circuits, power dissipation, switching activity, test generation
CITATION
Irith Pomeranz, "Signal-Transition Patterns of Functional Broadside Tests", IEEE Transactions on Computers, vol.62, no. 12, pp. 2544-2549, Dec. 2013, doi:10.1109/TC.2012.141
REFERENCES
[1] V. Dabholkar, S. Chakravarty, I. Pomeranz, and S.M. Reddy, "Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits during Test Application," IEEE Trans. Computer-Aided Design, vol. 17, no. 12, pp. 1325-1333, Dec. 1998.
[2] R. Sankaralingam, R.R. Oruganti, and N.A. Touba, "Static Compaction Techniques to Control Scan Vector Power Dissipation," Proc. VLSI Test Symp., pp. 35-40, 2000.
[3] L. Whetsel, "Adapting Scan Architectures for Low Power Operation," Proc. Int'l Test Conf., pp. 863-872, 2000.
[4] K.-J. Lee, T.-C. Huang, and J.-J. Chen, "Peak-Power Reduction for Multiple-Scan Circuits during Test Application," Proc. Asian Test Symp., pp. 453-458, 2000.
[5] J. Saxena, K.M. Butler, and L. Whetsel, "An Analysis of Power Reduction Techniques in Scan Testing," Proc. Int'l Test Conf., pp. 670-677, 2001.
[6] S. Kajihara, K. Ishida, and K. Miyase, "Test Vector Modification for Power Reduction during Scan Testing," Proc. VLSI Test Symp., pp. 160-165, 2002.
[7] A. Chandra and K. Chakrabarty, "Reduction of SOC Test Data Volume, Scan Power and Testing Time Using Alternating Runlength Codes," Proc. Design Automation Conf., pp. 673-678, 2002.
[8] D. Xiang, S. Gu, J.-G. Sun, and Y.-L. Wu, "A Cost-Effective Scan Architecture for Scan Testing with Nonscan Test Power and Test Application Cost," Proc. Design Automation Conf., pp. 744-747, 2003.
[9] J. Saxena, K.M. Butler, V.B. Jayaram, S. Kundu, N.V. Arvind, P. Sreeprakash, and M. Hachinger, "A Case Study of IR-Drop in Structured at-Speed Testing," Proc. Int'l Test Conf., pp. 1098-1104, 2003.
[10] W. Li, S.M. Reddy, and I. Pomeranz, "On Test Generation for Transition Faults with Minimized Peak Power Dissipation," Proc. Design Automation Conf., pp. 504-509, 2004.
[11] P. Rosinger, B.M. Al-Hashimi, and N. Nicolici, "Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction," IEEE Trans. Computer-Aided Design, vol. 23, no. 7, pp. 1142-1153, July 2004.
[12] K.M. Butler, J. Saxena, A. Jain, T. Fryars, J. Lewis, and G. Hetherington, "Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques," Proc. Int'l Test Conf., pp. 355-364, 2004.
[13] K. Lee, S. Hsu, and C. Ho, "Test Power Reduction with Multiple Capture Orders," Proc. Asian Test Symp., pp. 26-31, 2004.
[14] X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, "Low-Capture-Power Test Generation for Scan-Based Testing," Proc. Int'l Test Conf., pp. 1019-1028, 2005.
[15] V.R. Devanathan, C.P. Ravikumar, and V. Kamakoti, "On Power-Profiling and Pattern Generation for Power-safe Scan Tests," Proc. Design, Automation and Test in Europe Conf., pp. 1-6, 2007.
[16] J. Lee, S. Narayan, M. Kapralos, and M. Tehranipoor, "Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation," Proc. Design, Automation and Test in Europe Conf., pp. 1172-1177, 2008.
[17] J. Lee and M. Tehranipoor, "LS-TDF: Low-Switching Transition Delay Fault Pattern Generation," Proc. VLSI Test Symp., pp. 227-232, 2008.
[18] X. Wen, K. Miyase, S. Kajihara, H. Furukawa, Y. Yamato, A. Takashima, K. Noda, H. Ito, K. Hatayama, T. Aikyo, and K.K. Saluja, "A Capture-Safe Test Generation Scheme for at-Speed Scan Testing," Proc. European Test Symp., pp. 55-60, 2008.
[19] C.-W. Tzeng and S.-Y. Huang, "QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test," IEEE Trans. Computer-Aided Design, vol. 28, no. 11, pp. 1756-1766, Nov. 2009.
[20] A. Sabne, R. Tiwari, A. Shrivastava, S. Ravi, and R. Parekhji, "A Generic Low Power Scan Chain Wrapper for Designs Using Scan Compression," Proc. VLSI Test Symp., pp. 135-140, 2010.
[21] M.-F. Wu, H.-C. Pan, T.-H. Wang, J.-L. Huang, K.-H. Tsai, and W.-T. Cheng, "Improved Weight Assignment for Logic Switching Activity during at-Speed Test Pattern Generation," Proc. Asia and South Pacific Design Automation Conf., pp. 493-498, 2010.
[22] X. Wen et al., "Power-Aware Test Generation with Guaranteed Launch Safety for at-Speed Scan Testing," Proc. VLSI Test Symp., pp. 166-171, 2011.
[23] I. Pomeranz and S.M. Reddy, "Generation of Functional Broadside Tests for Transition Faults," IEEE Trans. Computer-Aided Design, vol. 25, no. 10, pp. 2207-2218, Oct. 2006.
[24] I. Pomeranz and S.M. Reddy, "Functional Broadside Tests with Minimum and Maximum Switching Activity," ASP J. Low Power Electronics, vol. 4, pp. 429-437, Dec. 2008.
[25] I. Pomeranz, "Scan Shift Power of Functional Broadside Tests," IEEE Trans. Computer-Aided Design, vol. 30, no. 9, pp. 1416-1420, Sept. 2011.
[26] Y.-C. Lin, F. Lu, K. Yang, and K.-T. Cheng, "Constraint Extraction for Pseudo-Functional Scan-Based Delay Testing," Proc. Asia and South Pacific Design Automation Conf., pp. 166-171, 2005.
[27] Z. Zhang, S.M. Reddy, and I. Pomeranz, "On Generating Pseudo-Functional Delay Fault Tests for Scan Designs," Proc. Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 398-405, 2005.
[28] M. Syal et al., "A Study of Implication Based Pseudo Functional Testing," Proc. Int'l Test Conf., 2006.
[29] A. Jas, Y.-S. Chan, and Y.-S. Chang, "An Approach to Minimizing Functional Constraints," Proc. IEEE Int'l Conf. Defect and Fault Tolerance in VLSI Systems, pp. 215-226, 2006.
[30] I. Pomeranz, "Augmenting Functional Broadside Tests for Transition Fault Coverage with Bounded Switching Activity," Proc. Pacific Rim Int'l Symp. Dependable Computing, Dec. 2011.
[31] D.G. Saab, Y.G. Saab, and J.A. Abraham, "CRIS: A Test Cultivation Program for Sequential VLSI Circuits," Proc. Int'l Conf. Computer-Aided Design, pp. 216-219, 1992.
[32] K.-H. Tsai, J. Rajski, and M. Marek-Sadowska, "Scan Encoded Test Pattern Generation for BIST," Proc. Int'l Test Conf., pp. 548-556, 1997.
[33] I. Pomeranz and S.M. Reddy, "Test Vector Chains for Increasing the Fault Coverage and Numbers of Detections," IET Computers and Digital Techniques, vol. 3, pp. 222-233, Mar. 2009.
[34] I. Pomeranz and S.M. Reddy, "On Test Generation with Test Vector Improvement," IEEE Trans. Computer-Aided Design, vol. 29, no. 3, pp. 502-506, Mar. 2010.
41 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool