The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.11 - Nov. (2013 vol.62)
pp: 2183-2195
Seetharam Narasimhan , Case Western Reserve University, Cleveland
Dongdong Du , Hyland Software, Cleveland
Rajat Subhra Chakraborty , Indian Institute of Technology, Kharagpur
Somnath Paul , Intel Corp, Hillsboro
Francis G. Wolff , Case Western Reserve University, Cleveland
Christos A. Papachristou , Case Western Reserve University, Cleveland
Kaushik Roy , Purdue University, West Lafayette
Swarup Bhunia , Case Western Reserve University, Cleveland
ABSTRACT
Hardware Trojan attack in the form of malicious modification of a design has emerged as a major security threat. Side-channel analysis has been investigated as an alternative to conventional logic testing to detect the presence of hardware Trojans. However, these techniques suffer from decreased sensitivity toward small Trojans, especially because of the large process variations present in modern nanometer technologies. In this paper, we propose a novel noninvasive, multiple-parameter side-channel analysis-based Trojan detection approach. We use the intrinsic relationship between dynamic current and maximum operating frequency of a circuit to isolate the effect of a Trojan circuit from process noise. We propose a vector generation approach and several design/test techniques to improve the detection sensitivity. Simulation results with two large circuits, a 32-bit integer execution unit (IEU) and a 128-bit advanced encryption standard (AES) cipher, show a detection resolution of 1.12 percent amidst $(\pm 20)$ percent parameter variations. The approach is also validated with experimental results. Finally, the use of a combined side-channel analysis and logic testing approach is shown to provide high overall detection coverage for hardware Trojan circuits of varying types and sizes.
INDEX TERMS
Trojan horses, Sensitivity, Noise, Hardware, Logic testing, Payloads, Integrated circuits,logic testing, Hardware security, hardware Trojan attack, side-channel analysis
CITATION
Seetharam Narasimhan, Dongdong Du, Rajat Subhra Chakraborty, Somnath Paul, Francis G. Wolff, Christos A. Papachristou, Kaushik Roy, Swarup Bhunia, "Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis", IEEE Transactions on Computers, vol.62, no. 11, pp. 2183-2195, Nov. 2013, doi:10.1109/TC.2012.200
REFERENCES
[1] DARPA, "TRUST in Integrated Circuits (TIC)," http://www. darpa.mil/MTO/solicitationsbaa07-24 , 2007.
[2] S. Adee, "The Hunt for the Kill Switch," IEEE Spectrum, vol. 45, no. 5, pp. 34-39, May 2008.
[3] M. Abramovici and P. Bradley, "Integrated Circuit Security—New Threats and Solutions," Proc. Fifth Ann. Workshop Cyber Security and Information Intelligence Research, pp. 1-3, 2009.
[4] S. King et al., "Designing and Implementing Malicious Hardware," Proc. First Usenix Workshop Large-Scale Exploits and Emergent Threats, 2008.
[5] F. Wolff et al., "Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme," Proc. Conf. Design, Automation, and Test in Europe, pp. 1362-1365, 2008.
[6] R.S. Chakraborty et al., "MERO: A Statistical Approach for Hardware Trojan Detection," Proc. 11th Int'l Workshop Cryptographic Hardware and Embedded Systems, 2009.
[7] L. Lin, W. Burleson, and C. Parr, "MOLES: Malicious Off-Chip Leakage Enabled by Side-Channels," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design, 2009.
[8] R.S. Chakraborty, S. Narasimhan, and S. Bhunia, "Hardware Trojan: Threats and Emerging Solutions," Proc. IEEE Int'l High-Level Design Verification and Test Workshop, 2009.
[9] M. Tehranipoor and F. Koushanfar, "A Survey of Hardware Trojan Taxonomy and Detection," IEEE Design and Test of Computers, vol. 27, no. 1, pp. 10-25, Jan./Feb. 2010.
[10] R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor, "Toward Trusted Hardware: Identifying and Classifying Hardware Trojans," Computer, vol. 44, no. 7, pp. 66-74, 2011.
[11] D. Agrawal et al., "Trojan Detection Using IC Fingerprinting," Proc. IEEE Symp. Security and Privacy, pp. 296-310, 2007.
[12] M. Banga and M.S. Hsiao, "A Region Based Approach for the Identification of Hardware Trojans," Proc. IEEE Int'l Workshop Hardware-Oriented Security and Trust, pp. 40-47, 2008.
[13] R. Rad, J. Plusquellic, and M. Tehranipoor, "A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans under Real Process and Environmental Conditions," IEEE Trans. Very Large Scale Integration Systems, vol. 18, no. 12, pp. 1735-1744, Dec. 2010.
[14] J. Aarestad, D. Acharyya, R. Rad, and J. Plusquellic, "Detecting Trojans through Leakage Current Analysis Using Multiple Supply Pad IDDQs," IEEE Trans. Information Forensics and Security, vol. 5, no. 4, pp. 893-904, Dec. 2010.
[15] H. Salmani, M. Tehranipoor, and J. Plusquellic, "A Layout-Aware Approach for Improving Localized Switching to Detect Hardware Trojans in Integrated Circuits," Proc. IEEE Intl'l Workshop Information Forensics and Security (WIFS '10), 2010.
[16] S. Narasimhan et al., "Multiple-Parameter Side-Channel Analysis: A Non-Invasive Hardware Trojan Detection Approach," Proc. IEEE Int'l Symp. Hardware-Oriented Security and Trust, 2010.
[17] D. Du, S. Narasimhan, R.S. Chakraborty, and S. Bhunia, "Self-Referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection," Proc. 12th Int'l Conf. Cryptographic Hardware and Embedded Systems, 2010.
[18] D. Rai and J. Lach, "Performance of Delay-Based Trojan Detection Techniques under Parameter Variations," Proc. IEEE Int'l Workshop Hardware-Oriented Security and Trust, pp. 58-65, 2009.
[19] Y. Jin and Y. Makris, "Hardware Trojan Detection Using Path Delay Fingerprint," Proc. IEEE Int'l Workshop Hardware-Oriented Security and Trust, pp. 51-57, 2008.
[20] S. Borkar et al., "Parameter Variations and Impact on Circuits and Micro-Architecture," Proc. Design Automation Conf., pp. 338-342, 2003.
[21] P. Yang, E. Hocevar, P. Cox, C. Machala, and P. Chatterjee, "An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 5, no. 1, pp. 5-14, Jan. 1986.
[22] A. Keshavarzi et al., "Multiple-Parameter CMOS IC Testing with Increased Sensitivity for IDDQ," IEEE Trans. Very Large Scale Integration Systems, vol. 11, no. 5, pp. 863-870, Oct. 2003.
[23] www.opencores.org, 2013.
[24] S. Jha and S.K. Jha, "Randomization Based Probabilistic Approach to Detect Trojan Circuits," Proc. IEEE 11th High Assurance Systems Eng. Symp., pp. 117-124, 2008.
[25] R.S. Chakraborty, S. Paul, and S. Bhunia, "On-Demand Transparency for Improving Hardware Trojan Detectability," Proc. IEEE Int'l Workshop Hardware-Oriented Security and Trust, pp. 48-50, 2008.
[26] D. McIntyre, F. Wolff, C. Papachristou, S. Bhunia, and D. Weyer, "Dynamic Evaluation of Hardware Trust," Proc. IEEE Int'l Workshop Hardware-Oriented Security and Trust, 2009.
[27] G. Bloom et al., "Providing Secure Execution Environments with a Last Line of Defense against Trojan Circuit Attacks," Computers and Security, vol. 28, no. 7, pp. 660-669, 2009.
[28] M. Banga and M.S. Hsiao, "A Novel Sustained Vector Technique for the Detection of Hardware Trojans," Proc. 22nd Int'l Conf. VLSI Design, 2009.
[29] M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware Trojan Horse Detection Using Gate-Level Characterization," Proc. Design Automation Conf., 2009.
[30] Y. Alkabani and F. Koushanfar, "Consistency-Based Characterization for IC Trojan Detection," Proc. Int'l Conf. Computer-Aided Design, 2009.
[31] T. Sakurai and A.R. Newton, "Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and Other Formulas," IEEE J. Solid State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990.
[32] A. Papoulis and S.U. Pillai, Probability, Random Variables, and Stochastic Processes, fourth ed. McGraw-Hill, 2002.
[33] I. Pomeranz and S.M. Reddy, "A Measure of Quality for n-Detection Test Sets," IEEE. Trans. Computers, vol. 53, no. 11, pp. 1497-1503, Nov. 2004.
[34] "Predictive Technology Model," http:/ptm.asu.edu/, 2013.
[35] S. Paul, H. Mahmoodi, and S. Bhunia, "Low-Overhead Fmax Calibration at Multiple Operating Points Using Delay Sensitivity Based Path Selection," ACM Trans. Design Automation of Electronic Systems, vol. 15, no. 2,article 19, Feb. 2010.
61 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool