The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.08 - Aug. (2013 vol.62)
pp: 1641-1655
Sahar Foroutan , TIMA Laboratory, Grenoble
Yvain Thonnart , CEA-Leti, Grenoble
Frederic Petrot , TIMA, Laboratory, Grenoble
ABSTRACT
The trend toward integrated many-core architectures makes the network-on-chip (NoC) technology, the on-chip communication infrastructure of choice. However, and as opposed to a simple bus, due to its distributed and complex nature in terms of topology, wire size, routing algorithm, and so on, the timing behavior and thus performance of the infrastructure is difficult to predict. Therefore, one of the important phases in the NoC design flow is performance evaluation, which is to extract performance metrics to verify whether a specific instance from the NoC design space satisfies the requirements of the entire system. In this sense, reducing the time to obtain the NoC performance and consequently speeding-up the design space exploration is one of the keys that can considerably reduce the design-flow time and cost. In an effort toward this direction, we propose in this paper a novel analytical performance evaluation method that can be used in the earliest stages of the design flow, before using time-consuming simulations. The analytical method is used to evaluate the performance of a general purpose NoC and we show that it can predict the router latency, end-to-end per-flow latency, and network saturation point with an accuracy comparable to a cycle-accurate simulation. To systematically analyze the accuracy of our method compared to the corresponding simulation model, we present also an innovative accuracy analysis method.
INDEX TERMS
Delay, Routing, Topology, Network topology, Computational modeling, Analytical models, Computer architecture, performance analysis, Multiprocessor systems-on-chip (MPSoCs), networks-on-chip (NoCs)
CITATION
Sahar Foroutan, Yvain Thonnart, Frederic Petrot, "An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip", IEEE Transactions on Computers, vol.62, no. 8, pp. 1641-1655, Aug. 2013, doi:10.1109/TC.2012.85
REFERENCES
[1] U.Y. Ogras, P. Bogdan, and R. Marculescu, "An Analytical Approach for Network-on-Chip Performance Analysis," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 12, pp. 2001-2013, Dec. 2010.
[2] P.P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures," IEEE Trans. Computers, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.
[3] P. Guerrier and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections," Proc. Conf. Design, Automation and Test in Europe 2000.
[4] W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
[5] U. Ogras, J. Hu, and R. Marculescu, "Key Research Problems in NoC Design: A Holistic Perspective," Proc. IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis, pp. 69-74, 2005.
[6] A. Sheibanyrad, A. Greiner, and I. Miro Panades, "Multisynchronous and Fully Asynchronous NoCs for GALS Architectures," IEEE Design & Test of Computers vol. 25, no. 6, pp. 572-580, Nov./Dec. 2008.
[7] R. Cruz, "A Calculus for Network Delay. I. Network Elements in Isolation," IEEE Trans. Information Theory vol. 37, no. 1, pp. 114-131, Jan. 1991.
[8] R. Agrawal, R. Cruz, C. Okino, and R. Rajan, "Performance Bounds for Flow Control Protocols," IEEE/ACM Trans. Networking vol. 7, no. 3, pp. 310-323, June 1999.
[9] A. Hansson, M. Wiggers, A. Moonen, K. Goossens, and M. Bekooij, "Enabling Application-Level Performance Guarantees in Network-Based Systems on Chip by Applying Dataflow Analysis," IET Computers & Digital Techniques, vol. 3, no. 5, pp. 398-412, Sept. 2009.
[10] L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino, "Legacy SystemC Co-Simulation of Multi-Processor Systems-On-Chip," Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors, pp. 494-499, 2002.
[11] S. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, and O. Gangwal, "Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach," Proc. DATE: Design, Automation and Test in Europe Conf. Exposition, pp. 764-769, 2004.
[12] B. Feero and P. Pande, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation," IEEE Trans. Computers, vol. 58, no. 1, pp. 32-45, Jan. 2009.
[13] E. Salminen, T. Kangas, V. Lahtinen, J. Riihimäki, K. Kuusilinna, and T. Hämäläinen, "Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context," J. Systems Architecture vol. 53, pp. 477-488, 2007.
[14] P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, pp. 267-286, 1979.
[15] W. Dally, "Performance Analysis of K-Ary N-Cube Interconnection Networks," IEEE Trans. Computers vol. 39, no. 6, pp. 775-785, June 1990.
[16] J.T. Draper and J. Ghosh, "A Comprehensive Analytical Model for Wormhole Routing in Multicomputer Systems," J. Parallel and Distributed Computing, vol. 23, pp. 202-214, 1994.
[17] J. Kim and C. Das, "Hypercube Communication Delay with Wormhole Routing," IEEE Trans. Computers, vol. 43, no. 7, pp. 806-814, July 1994.
[18] B. Ciciani, M. Colajanni, and C. Paolucci, "Performance Evaluation of Deterministic Wormhole Routing in K-Ary N-Cubes," Parallel Computing vol. 24, pp. 2053-2075, 1998.
[19] W.J. Guan, W.K. Tsai, and D. Blough, "An Analytical Model for Wormhole Routing in Multicomputerinterconnection Networks," Proc. Seventh Int'l Parallel Processing Symp. pp. 650-654, 1993.
[20] M. Ould-Khaoua and H. Sarbazi-Azad, "An Analytical Model of Adaptive Wormhole Routing in Hypercubes in the Presence of Hot Spot Traffic," IEEE Trans. Parallel and Distributed Systems, vol. 12, no. 3, pp. 283-292, Mar. 2001.
[21] M. Ould-Khaoua, "A Performance Model for Duato's Fully Adaptive Routing Algorithm in K-Ary n-Cubes," IEEE Trans. Computers vol. 48, no. 12, pp. 1297-1304, Dec. 1999.
[22] H. Sarbazi-Azad, M. Ould-Khaoua, and L.M. Mackenzie, "Analytical Modeling of Wormhole-Routed K-Ary N-Cubes in the Presence of Hot-Spot Traffic," IEEE Trans. Computers, vol. 50, no. 7, pp. 623-634, July 2001.
[23] G. Min and M. Ould-Khaoua, "A Performance Model for Wormhole-Switched Interconnection Networks Under Self-Similar Traffic," IEEE Trans. Computers, vol. 53, no. 5, pp. 601-613, May 2004.
[24] Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Efficient Link Capacity and QoS Design for Network-on-Chip," Proc. Conf. Design, Automation and Test in Europe, p. 14, 2006.
[25] Y. Qian, Z. Lu, and W. Dou, "Analysis of Worst-Case Delay Bounds for Best-Effort Communication in Wormhole Networks on Chip," Proc. ACM/IEEE Third Int'l Symp. Networks-on-Chip (NoCS), pp. 44-53, 2009.
[26] W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. C-37, no. 5, pp. 547-553, May 1987.
[27] www.soclib.fr, 2013.
[28] A.Y. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera, and H. Tenhunen, "Scalability of Network-on-Chip Communication Architecture for 3-D Meshes," Proc. ACM/IEEE Int'l Symp. Networks-on-Chip pp. 114-123, 2009.
[29] E. Salminen, A. Kulmala, and T.D. Hamalainen, "On Network-On-Chip Comparison," Proc. 10th Euromicro Conf. Digital System Design Architectures, Methods and Tools (DSD '07), 2007.
[30] P. Bogdan and R. Marculescu, "Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 508-519, Apr. 2011.
58 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool