The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.08 - Aug. (2013 vol.62)
pp: 1526-1541
Rizwan A. Ashraf , University of Central Florida, Orlando
Ronald F. DeMara , University of Central Florida, Orlando
ABSTRACT
In this work, Field-Programmable Gate Array (FPGA) reconfigurability is exploited to realize autonomous fault recovery in mission-critical applications at runtime. The proposed Netlist-Driven Evolutionary Refurbishment technique utilizes design-time information from the circuit netlist to constrain the search space of the algorithm by up to 98.1 percent in terms of the chromosome length representing reconfigurable logic elements. This facilitates refurbishment of relatively large-sized FPGA circuits as compared to previous works. Hence, the scalability issue associated with Evolvable Hardware-Based refurbishment is addressed and improved. Experiments are conducted with multiple circuits from the MCNC benchmark suite to validate the approach and assess its benefits and limitations. Successful refurbishment of the apex4 circuit having a total of 1,252 LUTs with 10 percent spares is achieved in as few as 633 generations on average when subjected to simulated randomly injected single stuck-at faults. Moreover, the use of design-time information about the circuit undergoing refurbishment is validated as means to increase the tractability of dynamic evolvable hardware techniques.
INDEX TERMS
Circuit faults, Field programmable gate arrays, Genetic algorithms, Hardware, Table lookup, Aging, Evolutionary computation, selective mutation, Evolvable hardware, SRAM-based FPGAs, scalability of genetic algorithms, hard/permanent fault refurbishment, self-healing, survivability, search space pruning
CITATION
Rizwan A. Ashraf, Ronald F. DeMara, "Scalable FPGA Refurbishment Using Netlist-Driven Evolutionary Algorithms", IEEE Transactions on Computers, vol.62, no. 8, pp. 1526-1541, Aug. 2013, doi:10.1109/TC.2013.58
REFERENCES
[1] M. Garvie and A. Thompson, "Scrubbing Away Transients and Jiggling around the Permanent: Long Survival of FPGA Systems through Evolutionary Self-Repair," Proc. 10th IEEE Int'l On-Line Testing Symp. (IOLTS '04), pp. 155-160, 2004.
[2] R. Al-Haddad, R. Oreifej, R.A. Ashraf, and R.F. DeMara, "Sustainable Modular Adaptive Redundancy Technique Emphasizing Partial Reconfiguration for Reduced Power Consumption," Int'l J. Reconfigurable Computing, vol. 2011, 2011.
[3] Y. Li, S. Mitra, D. Gardner, Y. Kim, and E. Mintarno, "Overcoming Early-Life Failure and Aging Challenges for Robust System Design," IEEE Design and Test of Computers, vol. 26, no. 6, pp. 28-39, Nov./Dec. 2009.
[4] S. Srinivasan, R. Krishnan, P. Mangalagiri, Y. Xie, V. Narayanan, M.J. Irwin, and K. Sarpatwari, "Toward Increasing FPGA Lifetime," IEEE Trans. Dependable and Secure Computing, vol. 5, no. 2, pp. 115-127, Apr.-June 2008.
[5] E.A. Stott, J.S.J. Wong, P. Sedcole, and P.Y.K. Cheung, "Degradation in FPGAs: Measurement and Modelling," Proc. 18th Ann. ACM/SIGDA Int'l Symp. Field Programmable Gate Arrays, pp. 229-238, 2010.
[6] E. Mintarno, J. Skaf, R. Zheng, J.B. Velamala, Y. Cao, S. Boyd, R.W. Dutton, and S. Mitra, "Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 5, pp. 760-773, May 2011.
[7] J. Srinivasan, S.V. Adve, P. Bose, and J.A. Rivers, "The Impact of Technology Scaling on Lifetime Reliability," Proc. Int'l Conf. Dependable Systems and Networks, pp. 177-186, 2004.
[8] S. Bhunia and S. Mukhopadhyay, Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer, 2011.
[9] W. Robinett, G.S. Snider, P.J. Kuekes, and R.S. Williams, "Computing with a Trillion Crummy Components," Comm. ACM, vol. 50, no. 9, pp. 35-39, 2007.
[10] S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation," IEEE Micro, vol. 25, no. 6, pp. 10-16, Nov./Dec. 2005.
[11] F. Cancare, S. Bhandari, D.B. Bartolini, M. Carminati, and M.D. Santambrogio, "A Bird's Eye View of FPGA-Based Evolvable Hardware," Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), pp. 169-175, 2011.
[12] M.G. Parris, C.A. Sharma, and R.F. DeMara, "Progress in Autonomous Fault Recovery of Field Programmable Gate Arrays," ACM Computing Surveys, vol. 43, no. 4,article 31, 2011.
[13] R.F. DeMara, K. Zhang, and C.A. Sharma, "Autonomic Fault-Handling and Refurbishment Using Throughput-Driven Assessment," Applied Soft Computing, vol. 11, no. 2, pp. 1588-1599, Mar. 2011.
[14] R. Salvador, A. Otero, J. Mora, E. de la Torre, L. Sekanina, and T. Riesgo, "Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems," Proc. Int'l Conf. Reconfigurable Computing and FPGAs (ReConFig), pp. 164-169, 2011.
[15] G.W. Greenwood, "On the Practicality of Using Intrinsic Reconfiguration for Fault Recovery," IEEE Trans. Evolutionary Computation, vol. 9, no. 4, pp. 398-405, Aug. 2005.
[16] P.C. Haddow and A.M. Tyrrell, "Challenges of Evolvable Hardware: Past, Present and the Path to a Promising Future," Genetic Programming and Evolvable Machines, vol. 12, no. 3, pp. 183-215, Sept. 2011.
[17] E. Stomeo, T. Kalganova, and C. Lambert, "Generalized Disjunction Decomposition for Evolvable Hardware," IEEE Trans. Systems, Man, and Cybernetics, Part B: Cybernetics, vol. 36, no. 5, pp. 1024-1043, Oct. 2006.
[18] A.A.M. Bsoul, N. Manjikian, and L. Shang, "Reliability- and Process Variation-Aware Placement for FPGAs," Proc. Design, Automation and Test in Europe Conf. Exhibition (DATE), pp. 1809-1814, 2010.
[19] Y. Lu, L. Shang, H. Zhou, H. Zhu, F. Yang, and X. Zeng, "Statistical Reliability Analysis under Process Variation and Aging Effects," Proc. 46th ACM/IEEE Design Automation Conf. (DAC '09), pp. 514-519, 2009.
[20] A. Amouri and M. Tahoori, "A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 329-335, Sept. 2011.
[21] E. Stott and P.Y.K. Cheung, "Improving FPGA Reliability with Wear-Levelling," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 323-328, 2011.
[22] P.S. Ostler, M.P. Caffrey, D.S. Gibelyou, P.S. Graham, K.S. Morgan, B.H. Pratt, H.M. Quinn, and M.J. Wirthlin, "SRAM FPGA Reliability Analysis for Harsh Radiation Environments," IEEE Trans. Nuclear Science, vol. 56, no. 6, pp. 3519-3526, Dec. 2009.
[23] S. Vigander, "Evolutionary Fault Repair of Electronics in Space Applications," M.S. thesis, Norwegian Univ. of Science and Technology, Trondheim, Norway, 2001.
[24] R.F. DeMara and K. Zhang, "Autonomous FPGA Fault Handling through Competitive Runtime Reconfiguration," Proc. NASA/DoD Conf. Evolvable Hardware, pp. 109-116, 2005.
[25] D. Keymeulen, R.S. Zebulum, Y. Jin, and A. Stoica, "Fault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays," IEEE Trans. Reliability, vol. 49, no. 3, pp. 305-316, Sept. 2000.
[26] J. Lohn, G. Larchev, and R.F. DeMara, "A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs," Proc. Fifth Int'l Conf. Evolvable Systems: From Biology to Hardware, pp. 47-56, 2003.
[27] R.S. Oreifej, R.N. Al-Haddad, H. Tan, and R.F. DeMara, "Layered Approach to Intrinsic Evolvable Hardware Using Direct Bitstream Manipulation of Virtex II Pro Devices," Proc. Int'l Conf. Field Programmable Logic and Applications, pp. 299-304, 2007.
[28] "Partial Reconfiguration User Guide," technical report, Xilinx, http://www.xilinx.com/support/documentation/ sw_manuals/xilinx12_4ug702.pdf, 2010.
[29] J.M. Emmert, C.E. Stroud, and M. Abramovici, "Online Fault Tolerance for FPGA Logic Blocks," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 15, no. 2, pp. 216-226, Feb. 2007.
[30] J. Lach, W.H. Mangione-Smith, and M. Potkonjak, "Enhanced FPGA Reliability through Efficient Run-Time Fault Reconfiguration," IEEE Trans. Reliability, vol. 49, no. 3, pp. 296-304, Sept. 2000.
[31] S. Mitra, W.J. Huang, N.R. Saxena, S.Y. Yu, and E.J. McCluskey, "Reconfigurable Architecture for Autonomous Self-Repair," IEEE Design and Test of Computers, vol. 21, no. 3, pp. 228-240, May/June 2004.
[32] V. Lakamraju and R. Tessier, "Tolerating Operational Faults in Cluster-Based FPGAs," Proc. ACM/SIGDA Eighth Int'l Symp. Field Programmable Gate Arrays, pp. 187-194, 2000.
[33] P.R. Fernando, S. Katkoori, D. Keymeulen, R. Zebulum, and A. Stoica, "Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine," IEEE Trans. Evolutionary Computation, vol. 14, no. 1, pp. 133-149, Feb. 2010.
[34] C. Bolchini and C. Sandionigi, "Fault Classification for SRAM-Based FPGAs in the Space Environment for Fault Mitigation," IEEE Embedded Systems Letters, vol. 2, no. 4, pp. 107-110, Dec. 2010.
[35] S. Yang, "Logic Synthesis and Optimization Benchmarks Version 3," technical report, Microelectronics Center of North Carolina, 1991.
[36] T. Back, Evolutionary Algorithms in Theory and Practice: Evolution Strategies, Evolutionary Programming, Genetic Algorithms. Oxford Univ. Press, 1996.
[37] "The Algorithms of NDER," technical report, Univ. of Central Florida, http://www.cal.ucf.edu/rashrafNDER.html, 2012.
[38] Berkeley Logic Synthesis and Verification Group "ABC: A System for Sequential Synthesis and Verification, Release 70930," http://www.eecs. berkeley.edu/alanmiabc, 2007.
[39] L. Sekanina, "Evolutionary Functional Recovery in Virtual Reconfigurable Circuits," ACM J. Emerging Technologies in Computing Systems, vol. 3, no. 2,article 8, 2007.
[40] R.A. Ashraf, R. Oreifej, and R.F. DeMara, "Scalability of Sustainable Self-Repair to Mitigate Aging Induced Degradation in SRAM-Based FPGA Devices," Proc. ReSpace/MAPLD Conf., Aug. 2011.
[41] S. Liu, R. Pittman, A. Forin, and J. Gaudiot, "Minimizing the Runtime Partial Reconfiguration Overheads in Reconfigurable Systems," J. Supercomputing, pp. 1-18, 2011.
6 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool