The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.08 - Aug. (2013 vol.62)
pp: 1508-1525
L. Sterpone , Dipt. di Autom. e Inf., Politec. di Torino, Turin, Italy
M. Porrmann , Center of Excellence Cognitive Interaction Technol., Bielefeld Univ., Bielefeld, Germany
J. Hagemeyer , Center of Excellence Cognitive Interaction Technol., Bielefeld Univ., Bielefeld, Germany
ABSTRACT
Reconfigurable hardware is gaining a steadily growing interest in the domain of space applications. The ability to reconfigure the information processing infrastructure at runtime together with the high computational power of today's FPGA architectures at relatively low power makes these devices interesting candidates for data processing in space applications. Partial dynamic reconfiguration of FPGAs enables maximum flexibility and can be utilized for performance optimization, for improving energy efficiency, and for enhanced fault tolerance. To be able to prove the effectiveness of these novel approaches for satellite payload processing, a highly scalable prototyping environment has been developed, combining dynamically reconfigurable FPGAs with the required interfaces such as SpaceWire, MIL-STD-1553B, and SpaceFibre. The developed systems have been enabled to space harsh environments thanks to an analytical analysis of the radiation effects on its most critical reconfigurable components. Aiming at that scope, a new algorithm for the analysis of critical radiation effects, in particular, related to Single Event Upsets (SEUs) and Multiple Event Upsets (MEUs) has been developed to obtain an effective estimation of the radiation impact and enabling the tuning of the component mapping reducing the routing interaction between the reconfigurable placed modules in their different feasible positions. The experimental performance of the system has been evaluated by a proper dynamic reconfiguration scenario, demonstrating a partial reconfiguration at 400 MByte/s, blind and readback scrubbing is supported and the scrub rate can be adapted individually for different parts of the design. The fault tolerance capability has been proven by means of a new analysis algorithm and by fault injection campaigns of SEUs and MCUs into the FPGA configuration memory.
INDEX TERMS
space vehicle electronics, artificial satellites, computer interfaces, fault tolerant computing, field programmable gate arrays, performance evaluation, program diagnostics, reconfigurable architectures,FPGA configuration memory, space applications, information processing infrastructure, data processing, partial dynamic reconfiguration, performance optimization, energy efficiency, satellite payload processing, scalable prototyping environment, dynamically reconfigurable FPGA architecture, SpaceWire, MIL-STD-1553B, SpaceFibre, critical reconfigurable components, critical radiation effects, single event upsets, SEU, multiple event upsets, MEU, radiation impact estimation, component mapping, routing interaction reduction, reconfigurable placed modules, dynamic reconfiguration scenario, readback scrubbing, blind scrubbing, fault tolerance capability, fault injection campaigns, MCU,Self-organizing networks, Satellite communication,static analysis, FPGA, partial reconfiguration, single event upsets, multiple event upsets, fault injection, fault tolerance
CITATION
L. Sterpone, M. Porrmann, J. Hagemeyer, "A Novel Fault Tolerant and Runtime Reconfigurable Platform for Satellite Payload Processing", IEEE Transactions on Computers, vol.62, no. 8, pp. 1508-1525, Aug. 2013, doi:10.1109/TC.2013.80
REFERENCES
[1] R. Ferguson and R. Tate, "Use of Field Programmable Gate Array Technology in Future Space Avionics," Proc. 24th Digital Avionics Systems Conf. (DASC '05), vol. 2, p. 11, Oct./Nov. 2005.
[2] H. Michel, F. Bubenhagen, B. Fiethe, H. Michalik, B. Osterloh, W. Sullivan, A. Wishart, J. Ilstad, and S. Habinc, "AMBA to SoCWire Network on Chip Bridge as a Backbone for a Dynamic Reconfigurable Processing Unit," Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS '11), pp. 227-233, June 2011.
[3] N. Steiner and P. Athanas, "Hardware Autonomy and Space Systems," Proc. IEEE Aerospace Conf., pp. 1-13, Mar. 2009.
[4] M. Koester, W. Luk, J. Hagemeyer, M. Porrman, and U. Rueckert, "Design Optimization for Tiled Partially Reconfigurable Systems," IEEE Trans. Very Large Scale Integration Systems, vol. 19, no. 6, pp. 1048-1061, June 2011.
[5] L. Sterpone, M. Aguirre, J. Tombs, and H. Guzman-Miranda, "On the Design of Tunable Fault Tolerant Circuits on SRAM-Based FPGAs for Safety Critical Applications," Proc. Conf. Design, Automation and Test in Europe (DATE '08), pp. 336-341, Mar. 2008.
[6] L. Fossati and J. Ilstad, "The Future of Embedded Systems at ESA: Towards Adaptability and Reconfigurability," Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS '11), pp. 113-120, June 2011.
[7] M. Porrmann, J. Hagemeyer, C. Pohl, J. Romoth, and M. Strugholtz, "RAPTOR - A Scalable Platform for Rapid Prototyping and FPGA-based Cluster Computing," Parallel Computing: From Multicores and GPUs to Petascale, B. Chapman et al., eds., pp. 592-599, IOS Press, 2010.
[8] Gaisler Research, "SpaceWire Remote Terminal Controller User's Manual, Version 1.9," June 2008.
[9] S. Parkes and P. Armbruster, "SpaceWire: A Spacecraft Onboard Network for Real-Time Communications," Proc. 14th IEEE-NPSS Real Time Conf., pp. 6-10, June 2005.
[10] P. Lysaght, B. Blodget, J. Mason, B. Bridgford, and J. Young, "Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of XILINX FPGAs," Proc. Int'l Embedded System Symp. (IESS), pp. 15-17, 2005.
[11] S. Fekete, E. Kohler, and J. Teich, "Optimal FPGA Module Placement with Temporal Precedence Constraints," Proc. Conf. Exhibition Design, Automation Test in Europe (DATE), pp. 658-667, 2001.
[12] K. Danne and S. Stuhmeirer, "Off-Line Placement of Tasks onto Reconfigurable Hardware Considering Geometrical Task Variants," Proc. Int'l Embedded System Symp., (IESS), pp. 15-17, 2005.
[13] R.K. Pal, K. Paul, and S. Prasad, "ReKonf: A Reconfigurable Adaptive ManyCore Architecture," Proc. IEEE Int'l Symp. Parallel and Distributed Processing with Applications, pp. 182-191, 2012.
[14] L. Rockett, D. Patel, S. Danziger, B. Cronquist, and J.J. Wang, "Radiation Hardened FPGA Technology for Space Applications," Proc. IEEE Aerospace Conf., pp. 1-7, 2007.
[15] V. Heikkinen, T. Alajoki, E. Juntunen, M. Karppinen, K. Kautio, J.T. Makinen, J. Ollila, A. Tanskanen, J. Toivonen, R. Casey, S. Scott, W. Pintzka, S. Theriault, and I. McKenzie, "Fiber-Optic Transceiver Module for High-Speed Intrasatellite Networks," J. Lightwave Technology, vol. 25, no. 5, pp. 1213-1223, May 2007.
[16] Xilinx INC., "AXI Reference Guide, Version 13.4," Jan. 2012.
[17] L. Sterpone, F. Margaglia, M. Koester, J. Hagemeyer, and M. Porrmann, "Analysis of SEU Effects in Partially Reconfigurable SoPCs," Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), pp. 129-136, June 2011.
[18] S. Korf, D. Cozzi, M. Koester, J. Hagemeyer, M. Porrmann, U. Ruckert, and M. Santambrogio, "Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs," Proc. IEEE 19th Ann. Int'l Symp. Field-Programmable Custom Computing Machines (FCCM), pp. 125-132, May 2011.
[19] H. Kalte, G. Lee, M. Porrmann, and U. Ruckert, "REPLICA: A Bitstream Manipulation Filter for Module Relocation in Partial Reconfigurable Systems," Proc. IEEE 19th Int'l Parallel and Distributed Processing Symp., Apr. 2005.
[20] R. Koga, J. George, G. Swift, C. Yui, L. Edmonds, C. Carmichael, T. Langley, P. Murray, K. Lanes, and M. Napier, "Comparison of Xilinx Virtex-II FPGA SEE Sensitiveness to Proton and Heavy Ions," IEEE Trans. Nuclear Science, vol. 51, no. 5, pp. 2825-2833, Oct. 2004.
[21] D.K. Pradhan, Fault-Tolerant Computer System Design. Prentice Hall, 1996.
[22] Measurement and Reporting of Alpha Particles and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices, JEDEC Standard, JED89, Aug. 2001.
[23] R. Katz, K. Label, J.J. Wang, B. Cronquist, R. Koga, S. Penzin, and G. Swift, "Radiation Effects on Current Field Programmable Technologies," IEEE Trans. Nuclear Science, vol. 44, no. 6, pp. 1945-1956, Dec. 1997.
[24] P. Sundararajan and B. Blodget, "Estimation of Mean Time Between Failure Caused by Single Event Upsets," Xilinx Application Notes, XAPP559, Jan. 2005.
[25] H. Asadi and M.B. Tahoori, "Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Design," IEEE Trans. Very Large Scale of Integration, vol. 15, no. 12, pp. 1320-1331, Dec. 2007.
[26] L. Sterpone, M. Violante, R.H. Sorensen, D. Merodio, F. Sturesson, R. Weigand, and S. Mattsson, "Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-Based FPGAs," IEEE Trans. Nuclear Science, vol. 54, no. 6, pp. 2576-2583, Dec. 2007.
[27] M. Koester, W. Luk, J. Hagemeyer, M. Porrman, and U. Ruckert, "Design Optimizations for Tiled Partially Reconfigurable Systems," IEEE Trans. Very Large Scale Integration, vol. 19, no. 6, pp. 1048-1061, June 2010.
[28] H. Quinn, K. Morgan, P. Graham, J. Krone, M. Caffrey, and K. Lundgreen, "Domain Crossing Errors: Limitations on Single Device Triple-Modular Redundancy Circuits in Xilinx FPGAs," IEEE Trans. Nuclear Science, vol. 54, no. 6, pp. 2037-2043, Dec. 2007.
[29] L. Sterpone and M. Violante, "A New Analytical Approach to Estimate the Effects of SEUs in TMR Architectures Implemented through SRAM-Based FPGAs," IEEE Trans. Nuclear Science, vol. 52, no. 6, pp. 2217-2223, Dec. 2005.
[30] S. Habinc Gaisler Research, "Functional Triple Modular Redundancy (FTMR) VHDL Design Methodology for Redundancy in Combinational and Sequential Logic," www.gaisler.com, 2002.
[31] TMR Tool User Guide, UG156 (v2.0), Xilinx, 2005.
[32] M. Alderighi, F. Casini, S. D'Angelo, M. Mancini, S. Pastore, L. Sterpone, and M. Violante, "Soft Errors in SRAM-FPGAs: A Comparison of Two Complementary Approaches," IEEE Trans. Nuclear Science, vol. 55, no. 4, pp. 2267-2273. Aug. 2008.
[33] L. Sterpone and M. Violante, "A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs," IEEE Trans. Computers, vol. 55, no. 6, pp. 732-744, June 2006.
[34] L. Sterpone and M. Violante, "A New Algorithm for the Analysis of the MCUs Sensitiveness of TMR Architectures in SRAM-Based FPGAs," IEEE Trans. Nuclear Science, vol. 55, no. 4, pp. 2019-2027, Aug. 2008.
[35] H. Quinn, K. Morgan, P. Graham, J. Krone, M. Caffrey, and K. Lundgreen, "Domain Crossing Errors: Limitations on Single Device Triple-Modular Redundancy Circuits in Xilinx FPGAs," IEEE Trans. Nuclear Science, vol. 54, no. 6, pp. 2037-2043, Dec. 2007.
8 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool