The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.08 - Aug. (2013 vol.62)
pp: 1494-1507
Lars Bauer , Karlsruhe Institute of Technology, Karlsruhe
Claus Braun , University of Stuttgart, Stuttgart
Michael E. Imhof , University of Stuttgart, Stuttgart
Michael A. Kochte , University of Stuttgart, Stuttgart
Eric Schneider , University of Stuttgart, Stuttgart
Hongyan Zhang , Karlsruhe Institute of Technology, Karlsruhe
Jorg Henkel , Karlsruhe Institute of Technology, Karlsruhe
Hans-Joachim Wunderlich , University of Stuttgart, Stuttgart
ABSTRACT
Field-programmable gate array (FPGA)-based reconfigurable systems allow the online adaptation to dynamically changing runtime requirements. The reliability of FPGAs, being manufactured in latest technologies, is threatened by soft errors, as well as aging effects and latent defects. To ensure reliable reconfiguration, it is mandatory to guarantee the correct operation of the reconfigurable fabric. This can be achieved by periodic or on-demand online testing. This paper presents a reliable system architecture for runtime-reconfigurable systems, which integrates two nonconcurrent online test strategies: preconfiguration online tests (PRET) and postconfiguration online tests (PORT). The PRET checks that the reconfigurable hardware is free of faults by periodic or on-demand tests. The PORT has two objectives: It tests reconfigured hardware units after reconfiguration to check that the configuration process completed correctly and it validates the expected functionality. During operation, PORT is used to periodically check the reconfigured hardware units for malfunctions in the programmable logic. Altogether, this paper presents PRET, PORT, and the system integration of such test schemes into a runtime-reconfigurable system, including the resource management and test scheduling. Experimental results show that the integration of online testing in reconfigurable systems incurs only minimum impact on performance while delivering high fault coverage and low test latency.
INDEX TERMS
Containers, Circuit faults, Field programmable gate arrays, Fabrics, Testing, Ports (Computers), Computer architecture, online test, FPGA, reconfigurable architectures
CITATION
Lars Bauer, Claus Braun, Michael E. Imhof, Michael A. Kochte, Eric Schneider, Hongyan Zhang, Jorg Henkel, Hans-Joachim Wunderlich, "Test Strategies for Reliable Runtime Reconfigurable Architectures", IEEE Transactions on Computers, vol.62, no. 8, pp. 1494-1507, Aug. 2013, doi:10.1109/TC.2013.53
REFERENCES
[1] "Homepage of Convey Computer,"  Convey Comput., http:/www.conveycomputer.com/, Aug. 2012.
[2] S. Kirsch et al., "An FPGA-Based High-Speed, Low-Latency Processing System for High-Energy Physics," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 562-567, 2010.
[3] P. Garcia et al., "An Overview of Reconfigurable Hardware in Embedded Systems," EURASIP J. Embedded Systems, vol. 2006, pp. 1-19, 2006.
[4] M. Shafique, L. Bauer, and J. Henkel, "Selective Instruction Set Muting for Energy-Aware Adaptive Processors," Proc. Int'l Conf. Computer-Aided Design (ICCAD), pp. 353-360, 2010.
[5] N. Metha and A. DeHon, "Variation and Aging Tolerance in FPGAs," Low-Power Variation-Tolerant Design in Nanometer Silicon, Springer Science+Business, 2011.
[6] J. McPherson, "Reliability Challenges for 45 nm and Beyond," Proc. 43rd Design Automation Conf. (DAC), pp. 176-181, 2006.
[7] S. Bhunia and R. Rao, "Guest Editors' Introduction: Managing Uncertainty through Postfabrication Calibration and Repair," IEEE Design & Test of Computers, vol. 27, no. 6, pp. 4-5, Nov./Dec. 2010.
[8] M.S. Abdelfattah et al., "Transparent Structural Online Test for Reconfigurable Systems," Proc. IEEE 18th Int'l On-Line Testing Symp. (IOLTS), pp. 37-42, 2012.
[9] L. Bauer et al., "OTERA: Online Test Strategies for Reliable Reconfigurable Architectures," Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), pp. 38-45, 2012.
[10] S. Vassiliadis and D. Soudris, Fine- and Coarse-Grain Reconfigurable Computing. Springer, 2007.
[11] H.P. Huynh and T. Mitra, "Runtime Adaptive Extensible Embedded Processors - A Survey," Proc. Ninth Int'l Workshop Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 215-225, 2009.
[12] E. Lübbers and M. Platzner, "ReconOS: Multithreaded Programming for Reconfigurable Computers," ACM Trans. Embedded Computing Systems, vol. 9, no. 1, pp. 8:1-8:33, 2009.
[13] S. Vassiliadis et al., "The MOLEN Polymorphic Processor," IEEE Trans. Computers, vol. 53, no. 11, pp. 1363-1375, nov. 2004.
[14] L. Bauer, M. Shafique, and J. Henkel, "Concepts, Architectures, and Run-Time Systems for Efficient and Adaptive Reconfigurable Processors," Proc. NASA/ESA Conf. on Adaptive Hardware and Systems (AHS), pp. 80-87, 2011.
[15] R. Lysecky, G. Stitt, and F. Vahid, "Warp Processors," ACM Trans. Design Automation of Electronic Systems, vol. 11, no. 3, pp. 659-681, 2006.
[16] M. Psarakis et al., "Microprocessor Software-Based Self-Testing," IEEE Design & Test of Computer, vol. 27, no. 3, pp. 4-19, May/June 2010.
[17] C. Stroud et al., "Built-in Self-Test of Logic Blocks in FPGAs (Finally, A Free Lunch: BIST without Overhead!)," Proc. IEEE 14th VLSI Test Symp. (VTS), pp. 387-392, 1996.
[18] C. Carmichael, M. Caffrey, and A. Salazar, "Correcting Single-Event Upsets through Virtex Partial Configuration," Xilinx Application Notes, XAPP216 (v1. 0), 2000.
[19] A. Avizienis et al., "Basic Concepts and Taxonomy of Dependable and Secure Computing," IEEE Trans. Dependable and Secure Computing, vol. 1, no. 1, pp. 11-33, Jan.-Mar. 2004.
[20] C. Stroud et al., "Built-in Self-Test of FPGA Interconnect," Proc. IEEE Int'l Test Conf. (ITC), pp. 404-411, 1998.
[21] E. Chmelar, "FPGA Interconnect Delay Fault Testing," Proc. IEEE Int'l Test Conf. (ITC), pp. 1239-1247, 2003.
[22] P.K. Lala, Self-Checking and Fault-Tolerant Digital Design. Elsevier, 2001.
[23] E. Stott, P. Sedcole, and P. Cheung, "Fault Tolerant Methods for Reliability in FPGAs," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 415-420, 2008.
[24] F.L. Kastensmidt and R. Reis, Fault-Tolerance Techniques for SRAM-Based FPGAs. Springer, 2010.
[25] J.M. Johnson and M.J. Wirthlin, "Voter Insertion Algorithms for FPGA Designs Using Triple Modular Redundancy," Proc. ACM/SIGDA Int'l Symp. Field Programmable Gate Arrays (FPGA), pp. 249-258, 2010.
[26] S. Velusamy et al., "Monitoring Temperature in FPGA Based SoCs," Proc. IEEE 23rd Int'l Conf. Computer Design (ICCD), pp. 634-637, 2005.
[27] M. Agarwal et al., "Circuit Failure Prediction and Its Application to Transistor Aging," Proc. IEEE 25th VLSI Test Symp. (VTS), pp. 277-286, 2007.
[28] S. Durand and C. Piguet, "FPGAs with Self-Repair Capabilities," Proc. ACM Int'l Workshop Field Programmable Gate Arrays (FPGA), pp. 1-6, 1994.
[29] J. Emmert et al., "Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration," Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM), pp. 165-174, 2000.
[30] S. Mitra et al., "Reconfigurable Architecture for Autonomous Self-Repair," IEEE Design & Test of Computers, vol. 21, no. 3, pp. 228-240, May/June 2004.
[31] A. Jacobs, A. George, and G. Cieslewski, "Reconfigurable Fault Tolerance: A Framework for Environmentally Adaptive Fault Mitigation in Space," Proc. 19th Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 199-204, 2009.
[32] A. Krasniewski, "Application-Dependent Testing of FPGA Delay Faults," Proc. 25th EUROMICRO Conf. vol. 1, pp. 260-267, 1999.
[33] M. Tahoori, "Application-Dependent Testing of FPGAs," IEEE Trans. Very Large Scale Integration Systems, vol. 14, no. 9, pp. 1024-1033, Sept. 2006.
[34] C. Stroud, "Ch. 12.4 Field Programmable Gate Array Testing," VLSI Test Principles and Architectures, L. Wang, C. Wu, and X. Wen, eds., Morgan Kaufmann, 2006.
[35] A. Van De Goor, "Using March Tests to Test SRAMs," IEEE Design & Test of Computers, vol. 10, no. 1, pp. 8-14, Jan. 1993.
[36] K. Radecka, J. Rajski, and J. Tyszser, "Arithmetic Built-In Self-Test for DSP Cores," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 11, pp. 1358-1369, Nov. 1997.
[37] W.K. Huang et al., "Testing Configurable LUT-Based FPGA's," IEEE Trans. Very Large Scale Integration Systems, vol. 6, no. 2, pp. 276-283, June 1998.
[38] M. Renovell et al., "Testing the Interconnect of RAM-Based FPGAs," IEEE Design & Test of Computers, vol. 15, no. 1, pp. 45-50, Jan.-Mar. 1998.
[39] A. Friedman, "Easily Testable Iterative Systems," IEEE Trans. Computers, vol. C-22, no. 12, pp. 1061-1064, May 1973.
[40] M. Renovell, "SRAM-Based FPGAs: A Structural Test Approach," Proc. 11th Symp. Integrated Circuit Designs (SBCCI), pp. 67-72, 1998.
[41] P. Sundararajan, S. Mcmillan, and S.A. Guccione, "Testing FPGA Devices Using JBits," Proc. Military and Aerospace Applications of Programmable Devices and Technologies Conf. (MAPLD), 2001.
[42] C. Stroud et al., "Built-in Self-Test of FPGA Interconnect," Proc. IEEE Int'l Test Conf. (ITC), pp. 404-411, 1998.
[43] X. Sun et al., "Novel Technique for Built-in Self-Test of FPGA Interconnects," Proc. IEEE Int'l Test Conf. (ITC), pp. 795-803, 2000.
[44] M. Tahoori and S. Mitra, "Application-Independent Testing of FPGA Interconnects," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 11, pp. 1774-1783, Nov. 2005.
[45] M.B. Tahoori, "Using Satisfiability in Application-Dependent Testing of FPGA Interconnects," Proc. ACM/IEEE Design Automation Conf., pp. 678-681, 2003.
[46] H. Almurib, T. Kumar, and F. Lombardi, "A Single-Configuration Method for Application-Dependent Testing of SRAM-Based FPGA Interconnects," Proc. 20th Asian Test Symp. (ATS), pp. 444 -450, 2011.
[47] V. Verma, S. Dutt, and V. Suthar, "Efficient On-Line Testing of FPGAs with Provable Diagnosabilities," Proc. 41th Design Automation Conf. (DAC), pp. 498-503, 2004.
[48] D. Milton, S. Dhingra, and C.E. Stroud, "Embedded Processor Based Built-in Self-Test and Diagnosis of Logic and Memory Resources in FPGAs," Proc. Int'l Conf. Embedded Systems and Applications (ESA), pp. 87-93, 2006.
[49] J. Emmert, C. Stroud, and M. Abramovici, "Online Fault Tolerance for FPGA Logic Blocks," IEEE Trans. Very Large Scale Integrated Systems, vol. 15, no. 2, pp. 216-226, Feb. 2007.
[50] B.F. Dutton and C.E. Stroud, "Soft Core Embedded Processor Based Built-In Self-Test of FPGAs," Proc. IEEE 24th Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT), pp. 29-37, 2009.
[51] M. Abramovici, C.E. Stroud, and J.M. Emmert, "Online BIST and BIST-Based Diagnosis of FPGA Logic Blocks," IEEE Trans. Very Large Scale Integrated Systems, vol. 12, no. 12, pp. 1284-1294, Dec. 2004.
[52] M. Abramovici et al., "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications," Proc. IEEE Int'l Test Conf. (ITC), pp. 973-982, 1999.
[53] L. Wang, C. Wu, and X. Wen, VLSI Test Principles and Architectures: Design for Testability. Morgan Kaufmann, 2006.
[54] Y. Li, S. Makar, and S. Mitra, "CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns," Proc. Design, Automation and Test in Europe Conf. (DATE), pp. 885-890, 2008.
[55] Y. Li, O. Mutlu, and S. Mitra, "Operating System Scheduling for Efficient Online Self-Test in Robust Systems" Proc. ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 201-208, 2009.
[56] H. Inoue, Y. Li, and S. Mitra, "VAST: Virtualization-Assisted Concurrent Autonomous Self-Test," Proc. IEEE Int'l Test Conf. (ITC), pp. 1-10, 2008.
[57] W.H. Kautz, "Testing for Faults in Combinational Cellular Logic Arrays," Proc. Eighth Symp. Switching and Automata Theory (SWAT), pp. 161-174, 1967.
[58] M. Psarakis, D. Gizopoulos, and A. Paschalis, "Test Generation and Fault Simulation for Cell Fault Model Using Stuck-at Fault Model Based Test Tools," J. Electronic Testing, vol. 13, no. 3, pp. 315-319, 1998.
[59] S. Makar and E. McCluskey, "Functional Tests for Scan Chain Latches," Proc. IEEE Int'l Test Conf. (ITC), pp. 606-615, 1995.
[60] C. Beckhoff, D. Koch, and J. Torresen, "The Xilinx Design Language (XDL): Tutorial and Use Cases," Proc. Int'l Workshop Reconfigurable Comm.-centric Systems-on-Chip (ReCoSoC), pp. 1-8, 2011.
[61] A. Grudnitsky, L. Bauer, and J. Henkel, "Partial Online-Synthesis for Mixed-Grained Reconfigurable Architectures," Proc. Design, Automation and Test in Europe Conf. (DATE), pp. 1555-1560, 2012.
[62] L. Bauer, M. Shafique, and J. Henkel, "A Computation- and Communication- Infrastructure for Modular Special Instructions in a Dynamically Reconfigurable Processor," Proc. Int'l Conf. Field Programmable Logic and Applications (FPL), pp. 203-208, 2008.
[63] A. Gaisler, "Homepage of the Leon Processor," http://www. gaisler.comleonmain.html, Aug. 2012.
[64] M. Shafique, L. Bauer, and J. Henkel, "Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms," J. Signal Processing Systems (JSPS), vol. 60, no. 2, pp. 183-210, 2009.
43 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool