The Community for Technology Leaders
RSS Icon
Issue No.06 - June (2013 vol.62)
pp: 1179-1192
Hung-Manh Pham , VNPT Technol. JSC, Hanoi, Vietnam
S. Pillement , Dept. Electron. et Technol. Numeriques, Univ. de Nantes, Nantes, France
S. J. Piestrak , Inst. Jean Lamour, Univ. de Lorraine, Vandoeuvre-Les-Nancy, France
In this paper, we propose a new approach to implement a reliable softcore processor on SRAM-based FPGAs, which can mitigate radiation-induced temporary faults (single-event upsets (SEUs)) at moderate cost. A new Enhanced Lockstep scheme built using a pair of MicroBlaze cores is proposed and implemented on Xilinx Virtex-5 FPGA. Unlike the basic lockstep scheme, ours allows to detect and eliminate its internal temporary configuration upsets without interrupting normal functioning. Faults are detected and eliminated using a Configuration Engine built on the basis of the PicoBlaze core which, to avoid a single point of failure, is implemented as fault-tolerant using triple modular redundancy (TMR). A softcore processor can recover from configuration upsets through partial reconfiguration combined with roll-forward recovery. SEUs affecting logic which are significantly less likely than those affecting configuration are handled by checkpointing and rollback. Finally, to handle permanent faults, the tiling technique is also proposed. The new Enhanced Lockstep scheme requires significantly shorter error recovery time compared to conventional lockstep scheme and uses significantly smaller number of slices compared to known TMR-based design (although at the cost of longer error recovery time). The efficiency of the proposed approach was validated through fault injection experiments.
Field programmable gate arrays, Fault tolerance, Fault tolerant systems, Tunneling magnetoresistance, Context, Hardware, Random access memory,softcore processor, Error recovery, fault injection, fault-tolerance, FPGA, lockstep, reconfigurable system, single-event upset (SEU)
Hung-Manh Pham, S. Pillement, S. J. Piestrak, "Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor", IEEE Transactions on Computers, vol.62, no. 6, pp. 1179-1192, June 2013, doi:10.1109/TC.2012.55
[1] Xilinx, Inc., "PowerPC 405 Processor Block Reference Guide (UG018)," guides ug018.pdf, 2012.
[2] Xilinx, Inc., "Single-Event Upset Mitigation Selection Guide," Appl. Note XAPP987 (v1.0), documentation/ application_notesxapp987.pdf, Mar. 2008.
[3] Xilinx, Inc., "PPC405 Lockstep System on ML310," Appl. Note XAPP564 v1.0.2, documentation/ application_notesxapp564.pdf, Jan. 2007.
[4] F. Abate et al., "New Techniques for Improving the Performance of the Lockstep Architecture for SEEs Mitigation in FPGA Embedded Processors," IEEE Trans. Nuclear Science, vol. 56, no. 4, pp. 1992-2000, Aug. 2009.
[5] Y. Ichinomiya et al., "Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration," Proc. IEEE Ann. Int'l Symp. Field-Programmable Custom Computing Machines, pp. 47-54, May 2010.
[6] Aeroflex Gaisler AB, "LEON3 Product Sheet," www.aeroflex. comgaisler, 2012.
[7] Aeroflex Gaisler AB, "LEON3-FT SPARC V8 Processor," www. aeroflex.comgaisler, 2012.
[8] Xilinx, Inc., "SEU Strategies for Virtex-5 Devices," XAPP864, application_ notesxapp864.pdf, Mar. 2009.
[9] M. Lanuzza et al., "An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications," Proc. Int'l Workshop Reconfigurable Computing: Architectures, Tools and Applications, vol. 5453, pp. 74-84, 2009.
[10] B. Dutton and C. Stroud, "Single Event Upset Detection and Correction in Virtex-4 and Virtex-5 FPGAs," Proc. ISCA 24th Int. Conf. Computers and Their Applications (CATA 2009), pp. 57-62, Apr. 2009.
[11] S.-F. Liu et al., "Increasing Reliability of FPGA-Based Adaptive Equalizers in the Presence of Single Event Upsets," IEEE Trans. Nuclear Science, vol. 58, no. 3, pp. 1072-1077, June 2011.
[12] M. Alderighi et al., "Evaluation of Single Event Upset Mitigation Schemes for SRAM Based FPGAs Using the FLIPPER Fault Injection Platform," Proc. 22nd IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, pp. 105-113, Sept. 2007.
[13] B. Pratt et al., "Fine-Grain SEU Mitigation for FPGAs using Partial TMR," IEEE Trans. Nuclear Science, vol. 55, no. 4, pp. 2274-2280, Aug. 2008.
[14] H. Quinn, P. Graham, and B. Pratt, "An Automated Approach to Estimating Hardness Assurance Issues in Triple-Modular Redundancy Circuits in Xilinx FPGAs," IEEE Trans. Nuclear Science, vol. 55, no. 6, pp. 3070-3076, Dec. 2008.
[15] Xilinx, Inc., "Virtex-5 FPGA Configuration User Guide (UG191 v3.6)," ug191.pdf, 2009.
[16] Xilinx, Inc., "Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations (XAPP290)," 2002.
[17] Xilinx, Inc., "Early Access Partial Reconfiguration (v1.2)," User Guide UG208, Sept. 2008.
[18] Aeroflex Gaisler AB, "LEON4 32-bit Processor Core," www. aeroflex.comgaisler, 2010.
[19] Xilinx, Inc., "LogiCORE IP Processor Local Bus (PLB)," v4.6 (v1.05a), Data Sheet DS531, ip_documentationplb\_v46.pdf, Sep. 2010.
[20] K. Morgan et al., "SEU-Induced Persistent Error Propagation in FPGAs," IEEE Trans. Nuclear Science, vol. 52, no. 6, pp. 2438-2445, Dec. 2005.
[21] Xilinx, Inc., "Correcting Single-Event Upsets through Virtex Partial Configuration," Appl. Note XAPP216 v1.0, support/documentation/application_notes xapp216.pdf. June 2000.
[22] Xilinx, Inc., "Virtex-5 FPGA User-Guide," UG190, v4.5, p. 383, Jan. 2009.
[23] F. Sturesson, S. Mattsson, C. Carmichael, and R. Harboe-Sorensen, "Heavy Ion Characterization of SEU Mitigation Methods for the Virtex FPGA," Proc. European Conf. Radiation and Its Effects on Components and Systems (RADECS), pp. 285-291, 2001.
[24] E. Fuller et al., "Radiation Testing Update, SEU Mitigation, and Availability Analysis of the Virtex FPGA for Space Re-Configurable Computing," Proc. Int'l Conf. Military and Aerospace Programmable Logic Devices (MAPLD), Sept. 2000.
[25] D. Pradhan, Fault-Tolerant Computer System Design. Prentice-Hall, 1996.
[26] D.K. Pradhan and N.H. Vaidya, "Roll-Forward and Rollback Recovery: Performance-Reliability Trade-Off," IEEE Trans. Computers, vol. 46, no. 3, pp. 372-378, Mar. 1997.
[27] D.K. Pradhan and N.H. Vaidya, "Roll-Forward Checkpointing Scheme: A Novel Fault-Tolerant Architecture," IEEE Trans. Computers, vol. 43, no. 10, pp. 1163-1174, Oct. 1994.
[28] H.-M. Pham, S. Pillement, and D. Demigny, "A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-Processor System-on-Chip," Proc. Int'l Conf. ReConFigurable Computing and FPGAs, pp. 284-289, Dec. 2009.
[29] C. Lavin et al., "Rapid Prototyping Tools for FPGA Designs: RapidSmith," Proc. Int'l Conf. Field-Programmable Technology (FPT), pp. 353-356, Dec. 2010.
[30] A. Kanamaru et al., "Tile-Based Fault Tolerant Approach Using Partial Reconfiguration," Proc. Int'l Workshop Reconfigurable Computing: Architectures, Tools and Applications, pp. 293-299, 2009.
[31] W.-J. Huang and E.J. McCluskey, "Column-Based Precompiled Configuration Techniques for FPGA Fault Tolerance," Proc. Ann. Int'l IEEE Symp. Field-Programmable Custom Computing Machines, pp. 137-146, 2001.
[32] Xilinx, Inc., "Constraints Guide (UG625 v13.2)," http://www. sw_manuals/xilinx13_2cgd.pdf, July 2011.
[33] Xilinx, Inc., "MicroBlaze Processor Reference Guide (UG081 v10.3)," sw_ manualsmb_ref_guide.pdf, 2009.
[34] A. Lesea, "Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits (WP286)," wp286.pdf, 2009.
[35] Xilinx, Inc., "IP Processor LMB BRAM Interface Controller (v3.00b)," June 2011.
[36] Xilinx, Inc., "Single Error Correction and Double Error Detection (XAPP645 v2.2)," documentation/ application_notesxapp645.p df, Aug. 2006.
[37] Xilinx, Inc., "Xilinx TMRTool," publications/prod_mktg XTMRTool_ssht.pdf, 2012.
[38] Xilinx, Inc., "Triple Module Redundancy Design Techniques for Virtex FPGAs," Appl. Note XAPP197, v1.0.1, July 2006.
61 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool