The Community for Technology Leaders
RSS Icon
Issue No.05 - May (2013 vol.62)
pp: 1051-1057
Yangyang Pan , Rensselaer Polytechnic Institute, Troy
Guiqiang Dong , Rensselaer Polytechnic Institute, Troy
Ningde Xie , Intel Corporation, Hillsboro
Tong Zhang , Rensselaer Polytechnic Institute, Troy
Future flash-based solid-state drives (SSDs) must employ increasingly powerful error correction code (ECC) and digital signal processing (DSP) techniques to compensate the negative impact of technology scaling on NAND flash memory device reliability. Currently, all the ECC and DSP functions are implemented in a central SSD controller. However, the use of more powerful ECC and DSP makes such design practice subject to significant speed performance degradation and complicated controller implementation. An EZ-NAND (Error Zero NAND) flash memory design strategy is emerging in the industry, which moves all the ECC and DSP functions to each memory chip. Although EZ-NAND flash can simplify controller design and achieve high system speed performance, its high silicon cost may not be affordable for large-capacity SSDs in computing systems. We propose a quasi-EZ-NAND design strategy that hierarchically distributes ECC and DSP functions on both NAND flash memory chips and the central SSD controller. Compared with EZ-NAND design concept, it can maintain almost the same speed performance while reducing silicon cost overhead. Assuming the use of low-density parity-check (LDPC) code and postcompensation DSP technique, trace-based simulations show that SSDs using quasi-EZ-NAND flash can realize almost the same speed as SSDs using EZ-NAND flash, and both can reduce the average SSD response time by over 90 percent compared with conventional design practice. Silicon design at 65 nm node shows that quasi-EZ-NAND can reduce the silicon cost overhead by up to 44 percent compared with EZ-NAND.
Ash, Digital signal processing, Error correction codes, Threshold voltage, Parity check codes, Memory management, Sensors, ECC, Ash, Digital signal processing, Error correction codes, Threshold voltage, Parity check codes, Memory management, Sensors, LDPC, Flash memory, solid-state drive (SSD)
Yangyang Pan, Guiqiang Dong, Ningde Xie, Tong Zhang, "Using Quasi-EZ-NAND Flash Memory to Build Large-Capacity Solid-State Drives in Computing Systems", IEEE Transactions on Computers, vol.62, no. 5, pp. 1051-1057, May 2013, doi:10.1109/TC.2012.54
[1] N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu, "Flash EEPROM Threshold Instabilities due to Charge Trapping During Program/Erase Cycling," IEEE Trans. Device and Materials Reliability, vol. 4, no. 3, pp. 335-344, Sept. 2004.
[2] K. Kim et al., "Future Memory Technology: Challenges and Opportunities," Proc. Int'l Symp. VLSI Technology, Systems and Applications, pp. 5-9, Apr. 2008.
[3] P. Feeley, "Nand Flash Scaling is EZ," Proc. Flash Memory Summit, Aug. 2010.
[4] Y. Maeda and H. Kaneko, "Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes," Proc. 24th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 367-375, Oct. 2009.
[5] G. Dong, S. Li, and T. Zhang, "Using Data Post-Compensation and Pre-Distortion to Tolerate Cell-to-Cell Interference in MLC NAND Flash Memory," Trans. Circuits and Systems-I: Regular Papers, vol. 57, pp. 2718-2728, 2010.
[6] GlobeNewswire, html?d=180990 , 2012.
[7] N. Agrawal, V. Prabhakaran, T. Wobber, J.D. Davis, M. Manasse, and R. Panigrahy, "Design Tradeoffs for SSD Performance," Proc. USENIX Ann. Technical Conf., pp. 57-70, 2008.
[8] J.S. Bucy, J. Schindler, S.W. Schlosser, and G.R. Ganger, "The DiskSim Simulation Environment Version 4.0 Reference Manual," Technical Report CMU-PDL-08-101, Carnegie Mellon Univ., Parallel Data Laboratory, May 2008.
[9] K. Takeuchi, T. Tanaka, and H. Nakamura, "A Double-Level-Vth Select Gate Array Architecture for Multilevel NAND Flash Memories," IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 602-609, Apr. 1996.
[10] C.M. Compagnoni, M. Ghidotti, A.L. Lacaita, A.S. Spinelli, and A. Visconti, "Random Telegraph Noise Effect on the Programmed Threshold-Voltage Distribution of Flash Memories," IEEE Electron Device Letters, vol. 30, no. 9, pp. 984-986, Sept. 2009.
[11] N. Mielke, H.P. Belgal, A. Fazio, Q. Meng, and N. Righos, "Recovery Effects in the Distributed Cycling of Flash Memories," Proc. IEEE Int'l Reliability Physics Symp., pp. 29-35, 2006.
[12] J.-D Lee, S.-H. Hur, and J.-D. Choi, "Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation," IEEE Electron Device Letters, vol. 23, no. 5, pp. 264-266, May 2002.
[13] J. Chen, A. Dholakia, E. Eleftheriou, M.P.C. Fossorier, and X.-Y. Hu, "Reduced-Complexity Decoding of LDPC Codes," IEEE Trans. Comm., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.
[14] K. Prall, "Scaling Non-Volatile Memory Below 30 nm," Proc. IEEE Non-Volatile Semiconductor Memory Workshop, pp. 5-10, Aug. 2007.
[15] Storage Performance Council, "SPC Trace File Format Specification," technical report, Revision 1.0.1, Storage, 2002.
[16] C. Dirik and B. Jacob, "The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization," SIGARCH Computer Architecture News, vol. 37, no. 3, pp. 279-289, 2009.
[17] Hynix Semiconductor, et al., "Open NAND Flash Interface Specification," technical report, 2009.
[18] H. Zhong, W. Xu, N. Xie, and T. Zhang, "Area-Efficient Min-Sum Decoder Design for High-Rate Quasi-Cyclic Low-Density Parity-Check Codes in Magnetic Recording," IEEE Trans. Magnetics, vol. 43, no. 12, pp. 4117-4122, Dec. 2007.
[19] C. Lay, "Improving NAND Performance Using Upcoming Feature," Proc. Flash Memory Summit, Aug. 2010.
71 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool