This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hardware-based generation of independent subtraces of instructions in clustered processors
May 2013 (vol. 62 no. 5)
pp. 944-955
R. Ubal, Electr. & Comput. Eng. Dept., Northeastern Univ., Boston, MA, USA
J. Sahuquillo, Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain
S. Petit, Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain
Pedro Lopez, Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain
Multicore chips are currently dominating the microprocessor market as designs that improve performance and sustain power consumption. However, complex core features must be still considered to provide good performance for existing sequential applications. An effective approach to reduce core complexity without dramatically sacrificing performance is to distribute critical processor structures by using clustered microarchitectures. In these designs, communication latency among clusters is a critical performance bottleneck, and a good steering algorithm is required to reduce intercluster communication. In this paper, we propose a new energy-efficient microarchitectural approach that reduces intercluster communication by detecting and generating independent chains of instructions, referred to as subtraces, from the execution of sequential programs. The devised mechanism has been modeled on an x86-based trace-cache processor, where subtraces are built in the fill unit, stored in a trace cache, and individually steered to different clusters. Experimental results show that the proposal reaches performance speedups around 7 and 15 percent for point-to-point and bus-based interconnects, respectively, while achieving energy savings of up to 12 percent.
Index Terms:
power consumption,cache storage,computational complexity,microprocessor chips,multiprocessing systems,parallel architectures,performance evaluation,bus-based interconnects,hardware-based generation,independent instruction subtraces,clustered processors,multicore chips,microprocessor market,power consumption,complex core features,sequential applications,core complexity,critical processor structures,clustered microarchitectures,critical performance bottleneck,steering algorithm,intercluster communication,energy-efficient microarchitectural approach,x86-based trace-cache processor,performance speedups,point-to-point interconnects,Registers,Clustering algorithms,Program processors,Algorithm design and analysis,Radiation detectors,Multicore processing,subtraces,Registers,Clustering algorithms,Program processors,Algorithm design and analysis,Radiation detectors,Multicore processing,parallelism,Clustered processors
Citation:
R. Ubal, J. Sahuquillo, S. Petit, Pedro Lopez, J. Duato, "Hardware-based generation of independent subtraces of instructions in clustered processors," IEEE Transactions on Computers, vol. 62, no. 5, pp. 944-955, May 2013, doi:10.1109/TC.2012.42
Usage of this product signifies your acceptance of the Terms of Use.